欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): IS61SF12832-7.5TQ
廠商: INTEGRATED SILICON SOLUTION INC
元件分類: DRAM
英文描述: 128K x 32, 128K x 36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
中文描述: 128K X 32 CACHE SRAM, 7.5 ns, PQFP100
封裝: TQFP-100
文件頁(yè)數(shù): 1/16頁(yè)
文件大小: 112K
代理商: IS61SF12832-7.5TQ
IS61SF12832
IS61SF12836
128K x 32, 128K x 36 SYNCHRONOUS
FLOW-THROUGH STATIC RAM
ISSI
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
04/17/01
1
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. Copyright 2001, Integrated Silicon Solution, Inc.
FEATURES
Fast access times: 7.5 ns, 8 ns, 8.5 ns, 10 ns,
and 12 ns
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data
inputs and control signals
Pentium or linear burst sequence control
using MODE input
Three chip enables for simple depth expansion
and address pipelining
Common data inputs and data outputs
JEDEC 100-Pin TQFP and
119-pin PBGA package
Single +3.3V +10%, –5% power supply
Power-down snooze mode
DESCRIPTION
The
ISSI
IS61SF12832 and IS61SF12836 are high-speed
synchronous static RAM designed to provide a burstable,
high-performance memory for high speed networking and
communication applications. It is organized as 131,072
words by 32 bits or 36 bits, fabricated with
ISSI
's advanced
CMOS technology. The device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs into
a single monolithic circuit. All synchronous inputs pass
through registers controlled by a positive-edge-triggered
single clock input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one to
four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQa,
BW2
controls DQb,
BW3
controls DQc,
BW4
controls DQd, conditioned by
BWE
being LOW. A LOW
on
GW
input would cause all bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller) input
pins. Subsequent burst addresses can be generated internally
and controlled by the
ADV
(burst address advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW. Interleave
burst is achieved when this pin is tied HIGH or left floating.
APRIL 2001
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
7.5
7.5
8.5
117
8
8
10
100
8.5
8.5
11
90
10
10
15
66
12
12
15
66
Units
ns
ns
MHz
相關(guān)PDF資料
PDF描述
IS61SF12832-8.5B 128K x 32, 128K x 36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61SF12832-8.5TQ 128K x 32, 128K x 36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
IS61SF12832-8B Octal D-Type Transparent Latches With 3-State Outputs 20-PDIP -40 to 85
IS61SF12832-8TQ Octal D-Type Transparent Latches With 3-State Outputs 20-SO -40 to 85
IS61SF12832-8TQI Octal D-Type Transparent Latches With 3-State Outputs 20-SO -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS61SF12832-8.5TQ 制造商:Integrated Silicon Solution Inc 功能描述:
IS61SF25618-8.5TQI 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 256K x 18 8.5ns 100-Pin TQFP
IS61SF25618-8.5TQI-TR 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 256K x 18 8.5ns 100-Pin TQFP T/R
IS61SF51218T-10TQ 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 8M-Bit 512K x 16 10ns 100-Pin TQFP
IS61SP12836-133B 制造商:Integrated Silicon Solution Inc 功能描述:
主站蜘蛛池模板: 涟水县| 和静县| 通州区| 孝义市| 富蕴县| 清水县| 普洱| 格尔木市| 纳雍县| 开化县| 台中市| 文山县| 泰顺县| 永川市| 闵行区| 潞西市| 鹰潭市| 广汉市| 靖宇县| 阳东县| 康乐县| 黄骅市| 呼伦贝尔市| 威远县| 子长县| 磴口县| 鹤壁市| 资溪县| 金秀| 亚东县| 广西| 永川市| 南岸区| 德庆县| 清新县| 图们市| 资讯 | 西吉县| 鄂托克旗| 云安县| 台安县|