欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: IS61SP12836-150TQI
英文描述: x36 Fast Synchronous SRAM
中文描述: x36快速同步SRAM
文件頁數: 1/16頁
文件大小: 108K
代理商: IS61SP12836-150TQI
IS61SF25616
IS61SF25618
256K x 16, 256K x 18 SYNCHRONOUS
FLOW-THROUGH STATIC RAM
ISSI
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
04/17/01
1
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. Copyright 2001, Integrated Silicon Solution, Inc.
FEATURES
Fast access times: 8 ns, 8.5 ns, 10 ns, and 12 ns
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data inputs
and control signals
Pentium
TM
or linear burst sequence control
using MODE input
Three chip enables for simple depth expansion
and address pipelining
Common data inputs and data outputs
JEDEC 100-Pin TQFP and
119-pin PBGA package
Single +3.3V +10%, –5% power supply
Power-down snooze mode
APRIL 2001
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
8
8
10
100
8.5
8.5
11
90
10
10
15
66
12
12
15
66
Units
ns
ns
MHz
DESCRIPTION
The
ISSI
IS61SF25616 and IS61SF25618 is a high-speed,
low-power synchronous static RAM designed to provide
a burstable, high-performance memory for high speed
networking and communication applications. It is organized
as 262,144 words by 16 bits and 18 bits, fabricated with
ISSI
's advanced CMOS technology. The device integrates
a 2-bit burst counter, high-speed SRAM core, and high-drive
capability outputs into a single monolithic circuit. All
synchronous inputs pass through registers controlled by
a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-8,
BW2
controls DQ9-16, conditioned
by
BWE
being LOW. A LOW on
GW
input would cause all
bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally by the IS61SF25616 and controlled by the
ADV
(burst address advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
相關PDF資料
PDF描述
IS61SP12836-166B x36 Fast Synchronous SRAM
IS61SP12836-166TQ x36 Fast Synchronous SRAM
IS61SP12836-3.5B x36 Fast Synchronous SRAM
IS61SP12836-3.5TQ x36 Fast Synchronous SRAM
IS61SP12836-3.8B x36 Fast Synchronous SRAM
相關代理商/技術參數
參數描述
IS61SP12836-166B 制造商:Integrated Silicon Solution Inc 功能描述:
IS61SP12836-200B 制造商:Integrated Silicon Solution Inc 功能描述:
IS61SP6464-100PQ 制造商:Integrated Silicon Solution Inc 功能描述:
IS61SP6464100TQ 制造商:Integrated Silicon Solution Inc 功能描述:
IS61SP6464-100TQ 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 4M-Bit 64K x 64 5ns 128-Pin TQFP
主站蜘蛛池模板: 沂水县| 长沙市| 怀仁县| 固镇县| 留坝县| 固原市| 新绛县| 马龙县| 长宁县| 兴城市| 离岛区| 阿图什市| 郧西县| 龙游县| 鞍山市| 商水县| 博客| 淳安县| 隆子县| 福州市| 英山县| 朔州市| 磴口县| 佛山市| 广州市| 嘉禾县| 佛冈县| 江津市| 蒙自县| 华容县| 璧山县| 大埔县| 蒙城县| 盘山县| 泸定县| 平阳县| 香河县| 罗江县| 新余市| 黑水县| 东海县|