- 您現在的位置：買賣IC網 > PDF目錄377571 > IS62WV25616BLL-55TLI (INTEGRATED SILICON SOLUTION INC) 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM PDF資料下載
參數資料
| 型號： | IS62WV25616BLL-55TLI |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
| 中文描述： | 256K X 16 STANDARD SRAM, 55 ns, PDSO44 |
| 封裝： | LEAD FREE, PLASTIC, TSOP2-44 |
| 文件頁數： | 1/14頁 |
| 文件大?。?/td> | 115K |
| 代理商： | IS62WV25616BLL-55TLI |
IS62WV25616ALL
IS62WV25616BLL
ISSI
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. C
05/02/05
1
Copyright 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
256K x 16 LOW VOLTAGE,
ULTRA LOW POWER CMOS STATIC SRAM
FEATURES
High-speed access time: 55ns, 70ns
CMOS low power operation
36 mW (typical) operating
9 μW (typical) CMOS standby
TTL compatible interface levels
Single power supply
1.65V--2.2V V
DD
(IS62WV25616ALL)
2.5V--3.6V V
DD
(IS62WV25616BLL)
Fully static operation: no clock or refresh
required
Three state outputs
Data control for upper and lower bytes
Industrial temperature available
Lead-free available
DESCRIPTION
The
ISSI
IS62WV25616ALL/IS62WV25616BLL are high-
speed, low power, 4M bit SRAMs organized as 256K words
by 16 bits. It is fabricated using
ISSI
's high-performance
CMOS technology. This highly reliable process coupled
with innovative circuit design techniques, yields high-
performance and low power consumption devices.
When
CS1
is HIGH (deselected) or when
CS1
is LOW and
both
LB
and
UB
are HIGH, the device assumes a standby
mode at which the power dissipation can be reduced down
with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs. The active LOW Write Enable
(
WE
) controls both writing and reading of the memory. A
data byte allows Upper Byte (
UB
) and Lower Byte (
LB
)
access.
The IS62WV25616ALL/IS62WV25616BLL are packaged n
the JEDEC standard 44-Pin TSOP (TYPE II) and 48-pin
mini BGA (6mmx8mm).
FUNCTIONAL BLOCK DIAGRAM
MAY 2005
A0-A17
CS1
OE
WE
UB
LB
256K x 16
MEMORY ARRAY
DECODER
COLUMN I/O
CONTROL
CIRCUIT
GND
V
DD
I/O
DATA
CIRCUIT
I/O0-I/O7
Lower Byte
I/O8-I/O15
Upper Byte
相關PDF資料 |
PDF描述 |
|---|---|
| IS62WV25616BLL-70T | 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
| IS62WV2568BLL-55BLI | 256K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| IS62WV2568BLL-55HI | 256K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| IS62WV2568BLL-55HLI | 256K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| IS62WV2568BLL-55TI | 256K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IS62WV25616BLL-55TLI-TR | 功能描述:靜態隨機存取存儲器 4Mb 256Kx16 55ns Async 靜態隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| IS62WV25616BLL-70T | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
| IS62WV25616CLL-70BI | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS62WV25616DALL/DBLL | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
| IS62WV25616DALL-55BI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM |
發布緊急采購，3分鐘左右您將得到回復。