- 您現在的位置：買賣IC網 > PDF目錄30729 > LC0710LG SPECIALTY CONSUMER CIRCUIT, PBGA40 PDF資料下載
參數資料
| 型號： | LC0710LG |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PBGA40 |
| 封裝： | 4.40 X 3.60 MM, FLGA-40 |
| 文件頁數： | 22/22頁 |
| 文件大小： | 426K |
| 代理商： | LC0710LG |
LC72713W
No.6870-9/29
Control Register 2
Address
Register
R/W
Initial value
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
05H
CTL2
W
00H
SUBBLK
BLK_RST
DACK
DREQ
RDY
VEC_OUT
DMA_RD
DMA
DMA (Valid only when SP is low.)
0: Do not use DMA transfer for readout of post-error correction data. (default)
1: Use DMA transfer for readout of post-error correction data.
DMA_RD (Valid only when SP is low.)
0: Use the RD signal as the DMA transfer read control signal. (default)
1: Use the DACK signal as the DMA transfer read control signal.
VEC_OUT
0: Do not perform post-horizontal correction output when vertical correction processing is not performed. (default)
1: Output all data, even when vertical correction processing is not performed. (Operation identical to that of the
LC72700)
When this flag is set and a frame of data with absolutely no errors is received, data that is completely identical to
the corresponding post-horizontal correction data is output with the timing of the output of post-vertical correction
data, even if vertical correction is not performed.
This flag must be set to create interface specifications identical to those of the LC72700.
RDY (Valid only when SP is low.)
0: The RDY output is issued with timing 1. (default)
1: The RDY output is issued with timing 2.
DREQ (Valid only when SP is low.)
0: Negative logic is used for the polarity of the DREQ signal. (default)
1: Positive logic is used for the polarity of the DREQ signal.
DACK (Valid only when SP is low.)
0: Negative logic is used for the polarity of the DACK signal. (default)
1: Positive logic is used for the polarity of the DACK signal.
BLK_RST
0: (default)
1: Resets the block synchronization circuit only.
Sets the block synchronization status to unsynchronized and clears the block synchronization protection counter.
However, note that this has no effect on the frame synchronization functions. Also note that during a
synchronization block reset, the INT signal is not output and the DO pin outputs a high level (high-impedance).
This flag is not automatically reset to 0. Applications must send a 0 value after setting this flag.
SUBBLK
0: Normal status. (default)
1: Set to 1 when a substation (for example a dGPS station during VICS reception) is temporarily received.
The SUBBLK and BLK_RST flags are mainly used when receiving and processing VICS data and dGPS data at the
same time. (See page 26.)
RDY Signal Output Timing
RD
RDY
Timing1
RDY
Timing2
DATn
VALID
OUTPUT
相關PDF資料 |
PDF描述 |
|---|---|
| LC07410LG | SPECIALTY CONSUMER CIRCUIT, PBGA40 |
| LC07410LG | SPECIALTY CONSUMER CIRCUIT, PBGA40 |
| LC074146LP | 1 CHANNEL, AUDIO/VIDEO AMPLIFIER, QCC40 |
| LC074146LP | 1 CHANNEL, AUDIO/VIDEO AMPLIFIER, QCC40 |
| LC19001A010 | SPECIALTY CONSUMER CIRCUIT, PQFP80 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LC07410LG | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Monaural CODEC + Audio I/F + Video Driver |
| LC074146LP | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Monaural CODEC+Audio I/F +Video driver IC |
| LC07422T | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Audio CODEC with Video Driver |
| LC07424LP | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Audio CODEC with Video Driver |
| LC07424LP-MPB-E | 功能描述:接口—CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。