- 您現在的位置：買賣IC網 > PDF目錄30731 > LC72711W SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數資料
| 型號： | LC72711W |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | 10 X 10 MM, SQFP-64 |
| 文件頁數： | 2/26頁 |
| 文件大小： | 157K |
| 代理商： | LC72711W |
LC72711W, 72711LW
No.6167-10/26
DO_MOVE (Valid only when SP is high.)
0: The high state (high impedance) is held at all times other than when data is being output. (default)
1: Operate identically to the LC72700 when changes are linked to the INT signal, i.e. when both INT_MOVE and
VEC_OUT are set to 1.
CRC4_RST
0: (default)
1: Reset the layer 4 CRC detection circuit.
This flag is not automatically reset to 0. Applications must send a 0 value after setting this flag.
Control Register 2
Address
Register
R/W
Initial value
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
05H
CTL2
W
00H
SUBBLK
BLK_RST
DACK
DREQ
RDY
VEC_OUT
DMA_RD
DMA
DMA (Valid only when SP is low.)
0: Do not use DMA transfer for readout of post-error correction data. (default)
1: Use DMA transfer for readout of post-error correction data.
DMA_RD (Valid only when SP is low.)
0: Use the RD signal as the DMA transfer read control signal. (default)
1: Use the DACK signal as the DMA transfer read control signal.
VEC_OUT
0: Do not perform post-horizontal correction output when vertical correction processing is not performed. (default)
1: Output all data, even when vertical correction processing is not performed. (Operation identical to that of the
LC72700E)
When this flag is set and a frame of data with absolutely no errors is received, data that is completely identical to
the corresponding post-horizontal correction data is output with the timing of the output of post-vertical correction
data, even if vertical correction is not performed.
This flag must be set to create interface specifications identical to those of the LC72700.
RDY (Valid only when SP is low.)
0: The RDY output is issued with timing 1. (default)
1: The RDY output is issued with timing 2.
DREQ (Valid only when SP is low.)
0: Negative logic is used for the polarity of the DREQ signal. (default)
1: Positive logic is used for the polarity of the DREQ signal.
DACK (Valid only when SP is low.)
0: Negative logic is used for the polarity of the DACK signal. (default)
1: Positive logic is used for the polarity of the DACK signal.
BLK_RST
0: (default)
1: Resets the block synchronization circuit only.
Sets the block synchronization status to unsynchronized and clears the block synchronization protection counter.
However, note that this has no effect on the frame synchronization functions. Also note that during a
synchronization block reset, the INT signal is not output and the DO pin outputs a high level (high-impedance).
This flag is not automatically reset to 0. Applications must send a 0 value after setting this flag.
SUBBLK
0: Normal status. (default)
1: Set to 1 when a substation is temporarily received.
RDY Signal Output Timing
RD
RDY
Timing1
RDY
Timing2
DATn
VALID
OUTPUT
相關PDF資料 |
PDF描述 |
|---|---|
| LC72711LW | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72713W | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72713W | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72714W | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72714W | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LC72711W_12 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast (DARC) Receiver IC |
| LC72713W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LC72714 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72714W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
| LC72715PW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Mobile FM Multiplex Broadcast IC with On-Chip VICS Decoder |
發布緊急采購，3分鐘左右您將得到回復。