- 您現在的位置：買賣IC網 > PDF目錄30737 > LC89058W-E SPECIALTY CONSUMER CIRCUIT, PQFP48 PDF資料下載
參數資料
| 型號： | LC89058W-E |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 MM, SQFP-48 |
| 文件頁數： | 27/46頁 |
| 文件大小： | 284K |
| 代理商： | LC89058W-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
LC89058W-E
No.A1056-33/64
10.4 Error Output Processing
10.4.1 Lock error and data error output (RERR)
RERR outputs an error flag when a PLL lock error or a data error occurs.
It is possible to treat non-PCM data reception as an error by the RESEL setting.
The RERR output conditions are set with RESTA. Since the PLL status can be output at all times, the PLL status can
be always monitored, even when the clock source is XIN.
10.4.2 PLL lock error
The PLL gets unlocked for input data that lost bi-phase modulation regularity, or input data for which preambles B, M,
and W cannot be detected. However, even if preambles B, M, and W are detected if the timing does not conform to
the IEC60958, the PLL get unlocked and processed. For example, period of preamble B is not every192 frames.
RERR turns to “H” when the PLL lock error occurs and returns to “L” when the data demodulation returns normal
and “H” is held for somewhere between 3ms to 144ms. This holding time is determined with the ERWT[1:0] setting.
The rising and falling edges of RERR are synchronized with RLRCK.
10.4.3 Input data parity error
Odd number of errors among parity bits in input data and input parity errors are detected.
If an input parity error occurs 9 or more times in succession, RERR turns to "H" indicating that the PLL is locked, and
after holding "H" for somewhere between 3ms and 144ms, it returns to "L".
The error flag output format can be selected with REDER, when an input parity error is output less than 8 times in
succession.
10.4.4 Other errors
Even if RERR turns to "L", the channel status bits of 24 to 27 (sampling frequency) are always fetched and the data of
the previous block is compared with the current data. Moreover, the input data sampling frequency is calculated from
the fs clock extracted from the input data, and the fs calculated value is compared in a same way as described above.
If any difference is detected in these data, RERR is instantly made "H" and the same processing as for PLL lock errors
is carried out.
The PLL causes a lock error when the fs changes as described above. However, in order to support sources with a
variable fs (for example a CD player with a variable pitch function), it is possible to set with FSERR not to output an
error flag unless fs changes exceeding the PLL capture range.
In the FSERR setting, when the PLL is locked, RERR is turned to “L” without reflecting the fs calculation result to the
error flag concerning input data within reception range by FSLIM [1:0].
Moreover, the data comparison at the channel status bits of 24 to 27 as described above is not performed.
If a setting which regard non-PCM data input as an error is made with RESEL, RERR turns to “H” when non-PCM
data input is detected. At this time, the PLL locked status and various output clocks are subject to the input data, but
the output data is muted.
相關PDF資料 |
PDF描述 |
|---|---|
| LC89058W-E | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LC8905V | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LC8910 | TRANSMITTER/RECEIVER IC, PDIP24 |
| LC8913 | TRANSMITTER/RECEIVER IC, PDIP40 |
| LC8912 | TRANSMITTER/RECEIVER IC, PDIP28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LC8905V | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Digital Audio Interface Receiver |
| LC89060 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:6-Bit Video D/A Converters |
| LC89060M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:6-Bit Video D/A Converters |
| LC89066 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:6-Bit Video A/D Converters |
| LC89066M | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:6-Bit Video A/D Converters |
發布緊急采購，3分鐘左右您將得到回復。