欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: LFEC20E-5F484C
廠商: Lattice Semiconductor Corporation
文件頁數: 121/163頁
文件大小: 0K
描述: IC FPGA 19.7KLUTS 360I/O 484-BGA
標準包裝: 60
系列: EC
邏輯元件/單元數: 19700
RAM 位總計: 434176
輸入/輸出數: 360
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BBGA
供應商設備封裝: 484-FPBGA(23x23)
其它名稱: 220-1287
LFEC20E-5F484C-ND
3-24
DC and Switching Characteristics
LatticeECP/EC Family Data Sheet
LatticeECP/EC sysCONFIG Port Timing Specifications
Over Recommended Operating Conditions
Parameter
Description
Min.
Typ.
Max.
Units
sysCONFIG Byte Data Flow
tSUCBDI
Byte D[0:7] Setup Time to CCLK
7
ns
tHCBDI
Byte D[0:7] Hold Time to CCLK
1
ns
tCODO
Clock to Dout in Flowthrough Mode
12
ns
tSUCS
CS[0:1] Setup Time to CCLK
7
ns
tHCS
CS[0:1] Hold Time to CCLK
1
ns
tSUWD
Write Signal Setup Time to CCLK
7
ns
tHWD
Write Signal Hold Time to CCLK
1
ns
tDCB
CCLK to BUSY Delay Time
12
ns
tCORD
Clock to Out for Read Data
12
ns
sysCONFIG Byte Slave Clocking
tBSCH
Byte Slave Clock Minimum High Pulse
6
ns
tBSCL
Byte Slave Clock Minimum Low Pulse
9
ns
tBSCYC
Byte Slave Clock Cycle Time
15
ns
tSUSCDI
Din Setup time to CCLK Slave Mode
7
ns
tHSCDI
Din Hold Time to CCLK Slave Mode
1
ns
tCODO
Clock to Dout in Flowthrough Mode
12
ns
sysCONFIG Serial (Bit) Data Flow
tSUMCDI
Din Setup time to CCLK Master Mode
7
ns
tHMCDI
Din Hold Time to CCLK Master Mode
1
ns
sysCONFIG Serial Slave Clocking
tSSCH
Serial Slave Clock Minimum High Pulse
6
ns
tSSCL
Serial Slave Clock Minimum Low Pulse
6
ns
sysCONFIG POR, Initialization and Wake Up
tICFG
Minimum Vcc to INIT High
50
ms
tVMC
Time from tICFG to Valid Master Clock
2
us
tPRGMRJ
Program Pin Pulse Rejection
8
ns
tPRGM
PROGRAMN Low Time to Start Configuration
25
ns
tDINIT
INIT Low Time
1
ms
tDPPINIT
Delay Time from PROGRAMN Low to INIT Low
37
ns
tDINITD
Delay Time from PROGRAMN Low to DONE Low
37
ns
tIODISS
User I/O Disable from PROGRAMN Low
35
ns
tIOENSS
User I/O Enabled Time from CCLK Edge During Wake Up
Sequence
25
ns
tMWC
Additional Wake Master Clock Signals after Done Pin High
120
cycles
tSUCFG
CFG to INITN Setup Time
100
ns
tHCFG
CFG to INITN Hold Time
100
ns
sysCONFIG SPI Port
tCFGX
Init High to CCLK Low
80
ns
tCSSPI
Init High to CSSPIN Low
2
us
tCSCCLK
CCLK Low Before CSSPIN Low
0
-
ns
tSOCDO
CCLK Low to Output Valid
15
ns
相關PDF資料
PDF描述
A562K20X7RL5UAA CAP CER 5600PF 500V X7R AXIAL
T491X106M050AT CAP TANT 10UF 50V 20% 2917
TPSD227M006R0125 CAP TANT 220UF 6.3V 20% 2917
VI-B3Z-CY-S CONVERTER MOD DC/DC 2V 20W
VI-B3Z-CX-S CONVERTER MOD DC/DC 2V 30W
相關代理商/技術參數
參數描述
LFEC20E-5F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5F672C 功能描述:FPGA - 現場可編程門陣列 19.7 LUT 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC20E-5F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5F900I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
主站蜘蛛池模板: 太康县| 沙洋县| 澄迈县| 三河市| 炎陵县| 普兰县| 全南县| 弋阳县| 永清县| 眉山市| 玛纳斯县| 柯坪县| 梁河县| 黔东| 罗江县| 泉州市| 肃南| 临江市| 赤水市| 调兵山市| 海晏县| 铜山县| 舞阳县| 阿克陶县| 克什克腾旗| 高平市| 龙泉市| 榕江县| 册亨县| 麻江县| 邻水| 华蓥市| 莱芜市| 江山市| 阳信县| 沁水县| 勐海县| 林口县| 镇安县| 湖南省| 冷水江市|