欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: LFEC20E-5F484C
廠商: Lattice Semiconductor Corporation
文件頁數: 80/163頁
文件大小: 0K
描述: IC FPGA 19.7KLUTS 360I/O 484-BGA
標準包裝: 60
系列: EC
邏輯元件/單元數: 19700
RAM 位總計: 434176
輸入/輸出數: 360
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BBGA
供應商設備封裝: 484-FPBGA(23x23)
其它名稱: 220-1287
LFEC20E-5F484C-ND
2-20
Architecture
LatticeECP/EC Family Data Sheet
IPexpress
The user can access the sysDSP block via the IPexpress configuration tool, included with the ispLEVER design
tool suite. IPexpress has options to configure each DSP module (or group of modules) or through direct HDL
instantiation. Additionally Lattice has partnered Mathworks to support instantiation in the Simulink tool, which is a
Graphical Simulation Environment. Simulink works with ispLEVER and dramatically shortens the DSP design cycle
in Lattice FPGAs.
Optimized DSP Functions
Lattice provides a library of optimized DSP IP functions. Some of the IPs planned for LatticeECP DSP are: Bit Cor-
relators, Fast Fourier Transform, Finite Impulse Response (FIR) Filter, Reed-Solomon Encoder/ Decoder, Turbo
Encoder/Decoders and Convolutional Encoder/Decoder. Please contact Lattice to obtain the latest list of available
DSP IPs.
Resources Available in the LatticeECP Family
Table 2-9 shows the maximum number of multipliers for each member of the LatticeECP family. Table 2-10 shows
the maximum available EBR RAM Blocks in each of the LatticeECP family. EBR blocks, together with Distributed
RAM can be used to store variables locally for the fast DSP operations.
Table 2-9. Number of DSP Blocks in LatticeECP Family
Table 2-10. Embedded SRAM in LatticeECP Family
DSP Performance of the LatticeECP Family
Table 2-11 lists the maximum performance in millions of MAC operations per second (MMAC) for each member of
the LatticeECP family.
Table 2-11. DSP Block Performance of LatticeECP Family
Device
DSP Block
9x9 Multiplier
18x18 Multiplier
36x36 Multiplier
LFECP6
4
32
16
4
LFECP10
5
40
20
5
LFECP15
6
48
24
6
LFECP20
7
56
28
7
LFECP33
8
64
32
8
Device
EBR SRAM Block
Total EBR SRAM
(Kbits)
LFECP6
10
92
LFECP10
30
276
LFECP15
38
350
LFECP20
46
424
LFECP33
54
498
Device
DSP Block
DSP Performance
MMAC
LFECP6
4
3680
LFECP10
5
4600
LFECP15
6
5520
LFECP20
7
6440
LFECP33
8
7360
相關PDF資料
PDF描述
A562K20X7RL5UAA CAP CER 5600PF 500V X7R AXIAL
T491X106M050AT CAP TANT 10UF 50V 20% 2917
TPSD227M006R0125 CAP TANT 220UF 6.3V 20% 2917
VI-B3Z-CY-S CONVERTER MOD DC/DC 2V 20W
VI-B3Z-CX-S CONVERTER MOD DC/DC 2V 30W
相關代理商/技術參數
參數描述
LFEC20E-5F484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5F672C 功能描述:FPGA - 現場可編程門陣列 19.7 LUT 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC20E-5F672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-5F900I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
主站蜘蛛池模板: 体育| 云和县| 泰安市| 石狮市| 怀宁县| 玉树县| 耒阳市| 海阳市| 仲巴县| 武定县| 河源市| 郴州市| 龙岩市| 元氏县| 鲁甸县| 儋州市| 梨树县| 拉孜县| 文水县| 邵东县| 双牌县| 太保市| 宜城市| 拉孜县| 东乡族自治县| 额尔古纳市| 汉沽区| 抚远县| 阿勒泰市| 旅游| 故城县| 海门市| 东乌珠穆沁旗| 资中县| 渭源县| 东方市| 理塘县| 郴州市| 岳池县| 乐清市| 屯留县|