- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361044 > LMX2355SLB (NATIONAL SEMICONDUCTOR CORP) PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2355SLB |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類(lèi)： | XO, clock |
| 英文描述： | PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2500 MHz, QCC24 |
| 封裝： | CSP-24 |
| 文件頁(yè)數(shù)： | 16/23頁(yè) |
| 文件大小： | 403K |
| 代理商： | LMX2355SLB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
Programming Description
(Continued)
5.1.2 CMOS (Programmable CMOS outputs)
(IF_N[17]–IF_N[20])
MSB
LSB
FastLock
TEST
OUT_1
OUT_0
Note:
Test bit is reserved and should be set to zero for normal usage.
5.1.3 Programmable CMOS Output Truth Table
Bit
Location
IF_N[17]
Function
0
1
OUT_0
OUT0 CMOS Output Pin
Level Set
OUT1 CMOS Output Pin
Level Set
Fractional Test Bit
LOW
HIGH
OUT_1
IF_N[18]
LOW
HIGH
Test
IF_N[19]
Normal Operation
No Fractional
Compensation
Fastlock Mode
Fastlock
IF_N[20]
Fastlock Mode Select
CMOS Output
Test
Bit IF_N[19] controls the fractional spur compensation and should be set to 0 for normal operation. If the test bit is set to 1,
then the fractional spurs become much worse, but the phase noise improves about 5 dB.
When the
Fastlock
bit is set to 1,
OUT_0
and
OUT_1
are don’t care bits. Fastlock mode utilizes the OUT0 and OUT1 output pins
to synchronously switch between active low and TRI-STATE. The OUT0 = LOW state occurs whenever the RF loop’s CP_8X is
selected HIGH while the Fastlock bit is set HIGH (see programming description 4.2.2). The OUT0 pin reverts to TRI-STATE when
the CP_8X bit is LOW. Similarly for the IF loop, the synchronous activation of OUT1 = LOW or TRI-STATE, is dependent on
whether the CP_GAIN_8 is high or low respectively (see programming description 4.1.4).
5.1.4 3-BIT IF SWALLOW COUNTER DIVIDE RATIO (IF A COUNTER)
(IF_N[2]IF_N[4])
Swallow Count
(A)
0
1
7
IF_NA_CNTR
1
0
0
1
2
0
0
1
0
0
1
1
Note:
Swallow Counter Value: 0 to 7
IF_NB_CNTR
≥
IF_NA_CNTR
Minimum continuous count = 56 ( A=0, B=7)
5.1.5 12-BIT IF PROGRAMMABLE COUNTER DIVIDE RATIO (IF B COUNTER)
(IF_N[5]–IF_N[16])
IF_NB_CNTR
6
Divide
Ratio
3
4
4095
11
10
9
8
7
5
4
3
2
1
0
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
0
1
0
1
1
1
0
1
1
0
1
Note:
Divide ratio: 3 to 4095 (Divide ratios less than 3 are prohibited)
IF_NB_CNTR
≥
IF_NA_CNTR
N divider continuous integer divide ratio 56 to 32,767.
L
www.national.com
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2430 | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| LMX2433TM | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| LMX2433TMX | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| LMX2434 | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| LMX2434TM | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2355TM | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer |
| LMX2360 WAF | 制造商:Texas Instruments 功能描述: |
| LMX2360TMX | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| LMX2364 | 制造商:NSC 制造商全稱(chēng):National Semiconductor 功能描述:2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2364EVAL | 功能描述:BOARD EVALUATION LMX2364 RoHS:否 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 過(guò)時(shí)/停產(chǎn)零件編號(hào) 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:1 系列:- 傳感器類(lèi)型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。