- 您現在的位置：買賣IC網 > PDF目錄361044 > LMX2434TM (NATIONAL SEMICONDUCTOR CORP) PLLatinum Dual High Frequency Synthesizer for RF Personal Communications PDF資料下載
參數資料
| 型號： | LMX2434TM |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 5000 MHz, PDSO20 |
| 封裝： | PLASTIC, TSSOP-20 |
| 文件頁數： | 36/49頁 |
| 文件大小： | 943K |
| 代理商： | LMX2434TM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
1.0 Functional Description
(Continued)
1.8.3 Digital Filtered Lock Detect Output
A digital filtered lock detect status generated from the phase
detector is also available on the Ftest/LD output pin if se-
lected. The lock detect digital filter compares the difference
bewteen the phases of the inputs to the PFD to an RC
generated delay of approximately 15 ns. If the phase error is
less than the 15 ns RC delay for 5 consecutive reference
cycles, the PLL enters a locked state (HIGH). Once in lock,
the RC delay is changed to approximately 30 ns. Once the
phase error becomes greater than the 30 ns RC delay, the
PLL falls out of lock (LOW). When the PLL is in powerdown
mode, the Ftest/LD output is forced LOW. A flow chart of the
digital filtered lock detect output is shown below.
20053503
Similarly, three separate digital filtered lock detect signals
are routed to the multiplexer. Two of these monitor the lock
status of the individual synthesizers. The third detects the
condition when both the RF and IF synthesizers are in a
locked state. External circuitry is not required when the
digital filtered lock detect option is selected. Refer to
Section
2.10
for details on how to program the different digital filtered
lock detect options.
L
www.national.com
36
相關PDF資料 |
PDF描述 |
|---|---|
| LMX2434TMX | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| LMX2430SLEX | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| LMX2430TM | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| LMX2430TMX | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
| LMX2433SLEX | PLLatinum Dual High Frequency Synthesizer for RF Personal Communications |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LMX2434TM/NOPB | 功能描述:鎖相環 - PLL 5.0Ghz High Freq Dual Pll RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2434TMX | 功能描述:鎖相環 - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2434TMX/NOPB | 功能描述:鎖相環 - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2470 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL |
| LMX2470EVAL | 功能描述:時鐘和定時器開發工具 LMX2470 EVAL BOARD RoHS:否 制造商:Texas Instruments 產品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
發布緊急采購，3分鐘左右您將得到回復。