- 您現在的位置：買賣IC網 > Datasheet目錄42 > LTC4253ACGN#TRPBF (Linear Technology)IC HOT SWAP CONTRLR -48V 16-SSOP Datasheet資料下載
參數資料
| 型號： | LTC4253ACGN#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數： | 13/34頁 |
| 文件大小： | 383K |
| 描述： | IC HOT SWAP CONTRLR -48V 16-SSOP |
| 標準包裝： | 2,500 |
| 類型： | 熱交換控制器 |
| 應用： | 通用 |
| 內部開關： | 無 |
| 電源電壓： | 8.2 V ~ 14.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應商設備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC4253/LTC4253A
13
425353aff
For more information www.linear.com/4253
OPERATION
Interlock Conditions
A start-up sequence commences once these interlock
conditions are met:
1. The input voltage V
IN
exceeds V
LKO
(UVLO).
2. The voltage at UV > V
UVHI
(V
UV
for the LTC4253A).
3. The voltage at OV < V
OVLO
(V
OV
V
OVHST
for the
LTC4253A).
4. The input voltage at RESET < 0.8V .
5. The (SENSE V
EE
) voltage < 50mV (V
CB
)
6. The voltage at SS is < 0.2V (20 " V
OS
)
7. The voltage on the TIMER capacitor (C
T
)
is < 1V (V
TMRL
).
8. The voltage at GATE is < 0.5V (V
GATEL
)
The first four conditions are continuously monitored and
the latter four are checked prior to initial timing or GATE
ramp-up. Upon exiting an OV condition, the TIMER pin
voltage requirement is inhibited. Details are described in
the Applications Information, Timing Waveforms section.
If RESET < 0.8V occurs after the LTC4253/LTC4253A come
out of UVLO (interlock condition 1) and undervoltage (in-
terlock condition 2), GATE and SS are released without an
initial TIMER cycle once the other interlock conditions are
met (see Figure 13a). If not, TIMER begins the start-up
sequence by sourcing 5礎 into C
T
. If V
IN
, UV or OV falls
out of range or RESET asserts, the start-up cycle stops
and TIMER discharges C
T
to less than 1V , then waits until
the aforementioned conditions are once again met. If C
T
successfully charges to 4V , TIMER pulls low and both SS
and GATE pins are released. GATE sources 50礎 (I
GATE
),
charging the MOSFET gate and associated capacitance.
The SS voltage ramp limits V
SENSE
to control the inrush
current. PWRGD1 pulls active low when GATE is within
2.8V of V
IN
and DRAIN is lower than V
DRNL
. This sets off
the power good sequence in which PWRGD2 and then
PWRGD3 is subsequently pulled low after a delay, adjust-
able through the SQTIMER capacitor C
SQ
or by external
control inputs EN2 and EN3. In this way, external loads
or power modules controlled by the three PWRGD signals
are turned on in a controlled manner without overloading
the power bus.
Two modes of operation are possible during the time the
MOSFET is first turned on, depending on the values of
external components, MOSFET characteristics and nominal
design current. One possibility is that the MOSFET will
turn on gradually so that the inrush into the load capaci-
tance remains a low value. The output will simply ramp
to 48V and the LTC4253/LTC4253A will fully enhance
the MOSFET . A second possibility is that the load current
exceeds the soft-start current limit threshold of [V
SS
(t)/
20 V
OS
]/R
S
. In this case the LTC4253/LTC4253A ramp
the output by sourcing soft-start limited current into the
load capacitance. If the soft-start voltage is below 1.2V ,
the circuit breaker TIMER is held low. Above 1.2V , TIMER
ramps up. It is important to set the timer delay so that,
regardless of which start-up mode is used, the TIMER
ramp is less than one circuit breaker delay time. If this
condition is not met, the LTC4253/LTC4253A may shut
down after one circuit breaker delay time.
Board Removal
When the board is withdrawn from the card cage, the UV/
OV divider is the first to lose connection. This shuts off
the MOSFET and commutates the flow of current in the
connector. When the power pins subsequently separate
there is no arcing.
Current Control
Three levels of protection handle short-circuit and over-
load conditions. Load current is monitored by SENSE and
resistor R
S
. There are three distinct thresholds at SENSE:
50mV for a timed circuit breaker function; 100mV for an
analog current limit loop (60mV for the LTC4253A); and
200mV for a fast, feedforward comparator which limits
peak current in the event of a catastrophic short-circuit.
If, due to an output overload, the voltage drop across R
S
exceeds 50mV , TIMER sources 200礎 into C
T
. C
T
eventually
charges to a 4V threshold and the LTC4253/LTC4253A shut
off. If the overload goes away before C
T
reaches 4V and
SENSE measures less than 50mV , C
T
slowly discharges
(5礎). In this way the LTC4253/LTC4253As circuit breaker
function responds to low duty cycle overloads, and ac-
counts for the fast heating and slow cooling characteristic
of the MOSFET .
相關PDF資料 |
PDF描述 |
|---|---|
| LTC4257CS8 | IC CTRLR INTFACE PWR/ETHER 8SOIC |
| LTC4260IUH#PBF | IC HOT SWAP CNTRL I2C 32-QFN |
| LTC4261IGN-2#PBF | IC CTRLR HOTSWAP W/ADC 28-SSOP |
| LTC4263IS#TRPBF | IC IEEE 803.2AF CNTRLR 14-SOIC |
| LTC4268IDKD-1#PBF | IC PD HIGH POWER W/CNTRL 32-DFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC4253ACUF-ADJ#PBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP |
| LTC4253ACUF-ADJ#TRPBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP T/R |
| LTC4253AIGN#PBF | 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4253AIGN#TRPBF | 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4253AIGN-ADJ | 制造商:LINER 制造商全稱:Linear Technology 功能描述:-48V Hot Swap Controller with Sequencer |
發布緊急采購，3分鐘左右您將得到回復。