- 您現在的位置：買賣IC網 > PDF目錄384634 > M16450 (Lineage Power) Universal Asynchronous Receiver/Transmitter(通用異步接收器/傳送器) PDF資料下載
參數資料
| 型號： | M16450 |
| 廠商： | Lineage Power |
| 英文描述： | Universal Asynchronous Receiver/Transmitter(通用異步接收器/傳送器) |
| 中文描述： | 通用異步接收器/發送器（通用異步接收器/傳送器） |
| 文件頁數： | 1/10頁 |
| 文件大小： | 112K |
| 代理商： | M16450 |
Features
-
Single-chip synchronous UART in a ORCA 2TA or 3T FPGA
-
Functionally based on the National Semiconductor Corporation NS16450 device
-
Designed to be included in high-speed and high-performance applications
-
System clock up to 90 MHz
-
CPU independent
-
Complete asynchronous communication protocol including :
- 5,6,7 or 8-bit data transmission
- Even/Odd or no parity bit generation and detection
- Start and Stop bit generation and detection
- Line break generation and detection
- Receiver Overrun and framing detection
- Up to 1M baud (system frequency dependent)
-
1 to 65535 divisor generates 16X clock
-
Buffered transmit and receive registers
-
Polled or interrupt mode
-
Loopback mode
General Description
The macro M16450, based on an ORCA FPGA, implements a synchronous universal asynchronous receiver/transmitter,
which provides an interface between a microprocessor and a serial communication channel.
This macro can be customized according to specific needs (microprocessor and application-specific requirement).
The arbiter and decoding logic can be integrated into the FPGA in addition to any other pre-designed functions.
FPGA density and I/O requirements can be defined according to customer specification.
Summary
Device Family
PFUs
I/O
System Clock
2TA
89 *
27 **
3T
39 *
27 **
-5
: up to 65 Mhz
-6
: up to 80 MHz
-7
: up to 90 MHz
-5
: up to 55 Mhz
-6
: up to 70 MHz
-7
: up to 85 MHz
Documentation
VHDL Source code
VHDL Test Bench
for behavioral and gate level simulation.
Data Sheet
Design Document
:
features, architecture, interfaces and operation.
User’s guide :
simulation, synthesis and Place and Route procedures.
.prf file
VHDL synthesis Leonardo Spectrum from Exemplar.
VHDL simulation tool.
ORCA Foundry from Lucent.
Support provided by Logic Design Solutions: 90-day e-mail and telephone support
included in the Macro price. Support does not cover user Macro modifications.
Maintenance Contracts are also available.
*
Can change according Software revision; input flip-flop used on 3T Series.
**
Assuming all Macro signals are routed off-chip.
Constraint Files
Design Tool Requirement
Support
Data Sheet
Aug. 99 –
Ver. 2
M16450
Universal Asynchronous Receiver / Transmitter
MACRO
相關PDF資料 |
PDF描述 |
|---|---|
| M16550 | Universal Asynchronous Receiver/Transmitter(通用異步接收器/傳送器) |
| M2035S | High-Voltage Trench MOS Barrier Schottky Rectifier |
| M2045S | High-Voltage Trench MOS Barrier Schottky Rectifier |
| M2125 | SINGLE-SUPPLY OPERTIONAL AMPLIFIER |
| M2125-AF5-0-R | SINGLE-SUPPLY OPERTIONAL AMPLIFIER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| M1645-10M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| M1645-410M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| M1646 SL001 | 制造商:Alpha Wire Company 功能描述:CBL 6COND 22AWG SLT 1000' |
| M1646 SL002 | 制造商:Alpha Wire Company 功能描述:CBL 6COND 22AWG SLT 500' |
| M1646 SL005 | 制造商:Alpha Wire Company 功能描述:CBL 6COND 22AWG SLT 100' |
發布緊急采購，3分鐘左右您將得到回復。