- 您現在的位置：買賣IC網 > PDF目錄380325 > MACHLV210-12 (Lattice Semiconductor Corporation) High Density EE CMOS Programmable Logic PDF資料下載
參數資料
| 型號： | MACHLV210-12 |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | High Density EE CMOS Programmable Logic |
| 中文描述： | 高密度電子工程CMOS可編程邏輯 |
| 文件頁數： | 1/29頁 |
| 文件大小： | 221K |
| 代理商： | MACHLV210-12 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Publication#
17908
Issue Date:
May 1995
Rev.
D
Amendment
/0
MACHLV210-12/15/20
High Density EE CMOS Programmable Logic
COM’L: -12/15/20
FINAL
IND: -18/24
DISTINCTIVE CHARACTERISTICS
I
Low-voltage operation, 3.3-V JEDEC
compatible
— V
CC
= +3.0 V to +3.6 V
I
< 5 mA standby current
I
Patented design allows minimal standby
current without speed degradation
I
Exclusively designed for 3.3-V applications
I
44 Pins
I
64 Macrocells
I
12 ns t
PD
Commercial
18 ns t
PD
Industrial
I
83.3 MHz f
CNT
I
38 Bus-Friendly Inputs
I
32 Outputs
I
64 Flip-flops; 2 clock choices
I
4 “PAL22V16” blocks with buried macrocells
I
Pin-, function-, and JEDEC-compatible with
MACH210
I
Pin-compatible with MACH110, MACH111,
MACH210, MACH211, and MACH215
GENERAL DESCRIPTION
The MACHLV210 is a member of the high-
performance EE CMOS MACH 2
device family. This
device has approximately six times the logic macrocell
capability of the popular PAL22V10 at an equal speed
with a lower cost per macrocell. It is architecturally
identical to the MACH210, with the addition of I/O
pull-up/pull-down resistors and low-voltage, low-power
operation.
The MACHLV210 provides 3.3-V operation with low-
power CMOS technology. The patented design
allows for minimal standby current without speed
degradation by limiting the leakage current when
signals are not switching. At less than 5 mA maximum
standby current, the MACHLV210 is ideal for low-power
applications.
The MACHLV210 consists of four PAL blocks intercon-
nected by a programmable switch matrix. The four PAL
blocks are essentially “PAL22V16” structures complete
with product-term arrays and programmable macro-
cells, including additional buried macrocells. The switch
matrix connects the PAL blocks to each other and to all
input pins, providing a high degree of connectivity
between the fully-connected PAL blocks. This allows
designs to be placed and routed efficiently.
The MACHLV210 has two kinds of macrocell: output
and buried. The MACHLV210 output macrocell pro-
vides registered, latched, or combinatorial outputs with
programmable polarity. If a registered configuration is
chosen, the register can be configured as D-type or
T-type to help reduce the number of product terms. The
register type decision can be made by the designer or by
the software. All output macrocells can be connected to
an I/O cell. If a buried macrocell is desired, the internal
feedback path from the macrocell can be used, which
frees up the I/O pin for use as an input.
The MACHLV210 has dedicated buried macrocells
which, in addition to the capabilities of the output
macrocell, also provide input registers or latches for
use in synchronizing signals and reducing setup time
requirements.
Lattice Semiconductor
相關PDF資料 |
PDF描述 |
|---|---|
| MACHLV210-12JC | High Density EE CMOS Programmable Logic |
| MACHLV210-15JC | High Density EE CMOS Programmable Logic |
| MACHLV210-20JC | High Density EE CMOS Programmable Logic |
| MAF00009AEM | Cascade connection possible (usable as a 16-bit to 32-bit timer) |
| MARVIN-5MP | 5 Megapixel Camera Interface |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MACHLV210-12JC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MACHLV210-15JC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MACHLV210-20JC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Lattice Semiconductor Corporation 功能描述: |
| MACHOIRE EN NYLON | 制造商:Brady 功能描述:SAFETY LOCK FOR ELECTRIC MACHI |
| MACHXO | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:MachXO Family Data Sheet |
發布緊急采購，3分鐘左右您將得到回復。