欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC68332TS
廠商: Motorola, Inc.
英文描述: 32-Bit Modular Microcontroller
中文描述: 32位微控制器模塊
文件頁數: 28/88頁
文件大小: 446K
代理商: MC68332TS
MOTOROLA
28
MC68332
MC68332TS/D
3.4.8 Data Transfer Mechanism
The MCU architecture supports byte, word, and long-word operands, allowing access to 8- and 16-bit
data ports through the use of asynchronous cycles controlled by the data transfer and size acknowledge
inputs (DSACK1 and DSACK0).
3.4.9 Dynamic Bus Sizing
The MCU dynamically interprets the port size of the addressed device during each bus cycle, allowing
operand transfers to or from 8- and 16-bit ports. During an operand transfer cycle, the slave device sig-
nals its port size and indicates completion of the bus cycle to the MCU through the use of the DSACK0
and DSACK1 inputs, as shown in the following table.
For example, if the MCU is executing an instruction that reads a long-word operand from a 16-bit port,
the MCU latches the 16 bits of valid data and then runs another bus cycle to obtain the other 16 bits.
The operation for an 8-bit port is similar, but requires four read cycles. The addressed device uses the
DSACK0 and DSACK1 signals to indicate the port width. For instance, a 16-bit device always returns
DSACK0 = 1 and DSACK1 = 0 for a 16-bit port, regardless of whether the bus cycle is a byte or word
operation.
Dynamic bus sizing requires that the portion of the data bus used for a transfer to or from a particular
port size be fixed. A 16-bit port must reside on data bus bits [15:0] and an 8-bit port must reside on data
bus bits [15:8]. This minimizes the number of bus cycles needed to transfer data and ensures that the
MCU transfers valid data.
The MCU always attempts to transfer the maximum amount of data on all bus cycles. For a word oper-
ation, it is assumed that the port is 16 bits wide when the bus cycle begins. Operand bytes are desig-
nated as shown in the following figure. OP0 is the most significant byte of a long-word operand, and
OP3 is the least significant byte. The two bytes of a word-length operand are OP0 (most significant) and
OP1. The single byte of a byte-length operand is OP0.
Figure 8 Operand Byte Order
3.4.10 Operand Alignment
The data multiplexer establishes the necessary connections for different combinations of address and
data sizes. The multiplexer takes the two bytes of the 16-bit bus and routes them to their required po-
sitions. Positioning of bytes is determined by the size and address outputs. SIZ1 and SIZ0 indicate the
remaining number of bytes to be transferred during the current bus cycle. The number of bytes trans-
ferred is equal to or less than the size indicated by SIZ1 and SIZ0, depending on port width.
Table 10 Effect of DSACK Signals
DSACK1
1
1
0
0
DSACK0
1
0
1
0
Result
Insert Wait States in Current Bus Cycle
Complete Cycle —Data Bus Port Size is 8 Bits
Complete Cycle —Data Bus Port Size is 16 Bits
Reserved
Operand
Byte Order
16
OP1
OP0
31
24
23
15
8
7
0
Long Word
Three Byte
Word
Byte
OP0
OP2
OP1
OP0
OP3
OP2
OP1
OP0
相關PDF資料
PDF描述
MC68332GCFC16 32-Bit Modular Microcontroller
MC68332GCFC20 32-Bit Modular Microcontroller
MC68332GCFV20 32-Bit Modular Microcontroller
MC68332GCFVV16 32-Bit Modular Microcontroller
MC68332GMFC16 32-Bit Modular Microcontroller
相關代理商/技術參數
參數描述
MC68332VFC16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332VFC20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332VFV16 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68332VFV20 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:32-Bit Modular Microcontroller
MC68334 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Technical Supplement
主站蜘蛛池模板: 日照市| 贡山| 华亭县| 乐昌市| 平乐县| 米林县| 赞皇县| 陵水| 东宁县| 吴川市| 吴江市| 宜兰县| 洞口县| 和林格尔县| 巧家县| 饶平县| 丽江市| 榕江县| 安远县| 宁武县| 合水县| 云梦县| 平度市| 汪清县| 贵港市| 保亭| 中阳县| 班戈县| 恩施市| 洛阳市| 泽库县| 海林市| 高密市| 新乡县| 威宁| 额尔古纳市| 五峰| 和政县| 闽清县| 鹰潭市| 保山市|