- 您現在的位置：買賣IC網 > PDF目錄371044 > MC68360RC25V (MOTOROLA INC) QUad Integrated Communications Controller Users Manual PDF資料下載
參數資料
| 型號： | MC68360RC25V |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | QUad Integrated Communications Controller Users Manual |
| 中文描述： | RISC MICROCONTROLLER, CPGA241 |
| 封裝： | PGA-241 |
| 文件頁數： | 10/28頁 |
| 文件大小： | 159K |
| 代理商： | MC68360RC25V |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
10
MC68360 USER’S MANUAL ERRATA
MOTOROLA
6. Error in sentence.
On page 7-40, Section 7.6.4.4.3 The last sentence in the first paragraph. " If DREQX is
negated long enough for the IDMA to win the bus, cycles will continue as long as DREQx is
asserted and no higher priority bus master or interrupt occurs." This sentence should be
replaced with. " If DREQX is asserted long enough for the IDMA to win the bus, cycles will
continue as long as DREQx is asserted and no higher priority bus master requests the bus
or interrupt occurs."
7. Missing paragraph in IDMA.
On page 7-41, section 7.6.4.4.3. The following paragraph should be added after point 6.
7. If the IDMA is being used in auto-buffer or buffer-chaining mode, the DREQ signal
will not be sampled at the S3 sampling time. It will be sampled after the RISC CP
has reconfigured the IDMA with the information contained in the next buffer de-
scriptor. Thus, you should continually assert DREQ until you receive a DACK when
using buffer chaining mode or auto-buffer mode.
Also on page 7-43 the following paragraph should be added after point 3.
4. You may not use cycle steal mode if you are using buffer-chaining or auto-buffer
mode.
8. Error in example
On page 7-55, the third step in the buffer chaining example was printed incorrectly. The
correct step is as follows.
3. FCR1 = $89. Destination function code is 1000; Source function code is 1001.
9. Error in SDMA Bus Arbitration and Bus Transfers
On page 7-57, the first sentence of the last paragraph should read ‘…but the SDMA always
reads words (16 bits).’
10. Error in Programming the SI RAM Entries.
On page 7-72, section 7.8.4.5, the bit order of SSEL1-SSEL4 is not represented correctly.
The correct representation is as follows:
Bit 13 -> SSEL4
Bit 12 -> SSEL3
Bit 11 -> SSEL2
Bit 10 -> SSEL1
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68360RC33 | QUad Integrated Communications Controller Users Manual |
| MC68360ZP25 | QUad Integrated Communications Controller Users Manual |
| MC68040 | Errata and Added Information to MC68360 Quad Integrated Communication Controller User Manual Rev 1 |
| MC68360 | 32-Bit Microprocessor(32位微處理器) |
| MC6840 | Programmable Timer Module(PTM) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68360RC33 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:QUad Integrated Communications Controller Users Manual |
| MC68360RC33L | 功能描述:微處理器 - MPU QUICC SIM 4SCC RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68360TUT | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:TUTORIAL A QUICC-START |
| MC68360UM | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MC68360 QUad Integrated Communication Controller (QUICCa?￠) |
| MC68360UM/AD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:MC68360 QUad Integrated Communication Controller |
發布緊急采購，3分鐘左右您將得到回復。