- 您現在的位置：買賣IC網 > PDF目錄371047 > MC68HC05X4 (Motorola, Inc.) HCMOS Microcontroller Unit PDF資料下載
參數資料
| 型號： | MC68HC05X4 |
| 廠商： | Motorola, Inc. |
| 英文描述： | HCMOS Microcontroller Unit |
| 中文描述： | HCMOS微控制器 |
| 文件頁數： | 145/156頁 |
| 文件大?。?/td> | 926K |
| 代理商： | MC68HC05X4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁當前第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁
Glossary
MC68HC0X4 Rev 1.0
MOTOROLA
Glossary
145
subroutine
— A sequence of instructions to be used more than once in the course of a program.
The last instruction in a subroutine is a return from subroutine (RTS) instruction. At each
place in the main program where the subroutine instructions are needed, a jump or branch
to subroutine (JSR or BSR) instruction is used to call the subroutine. The CPU leaves the
flow of the main program to execute the instructions in the subroutine. When the RTS
instruction is executed, the CPU returns to the main program where it left off.
synchronous
— Refers to logic circuits and operations that are synchronized by a common
reference signal.
TIM
— See "timer interface module (TIM)."
timer interface module (TIM)
— A module used to relate events in a system to a point in time.
timer
— A module used to relate events in a system to a point in time.
toggle
— To change the state of an output from a logic 0 to a logic 1 or from a logic 1 to a logic 0.
tracking mode
— Mode of low-jitter PLL operation during which the PLL is locked on a
frequency. Also see "acquisition mode."
two’s complement
— A means of performing binary subtraction using addition techniques. The
most significant bit of a two’s complement number indicates the sign of the number (1
indicates negative). The two’s complement negative of a number is obtained by inverting
each bit in the number and then adding 1 to the result.
unbuffered
— Utilizes only one register for data; new data overwrites current data.
unimplemented memory location
— A memory location that is not used. Writing to an
unimplemented location has no effect. Reading an unimplemented location returns an
unpredictable value. Executing an opcode at an unimplemented location causes an illegal
address reset.
V
—The overflow bit in the condition code register of the CPU08. The CPU08 sets the V bit when
a two's complement overflow occurs. The signed branch instructions BGT, BGE, BLE,
and BLT use the overflow bit.
variable
— A value that changes during the course of program execution.
VCO
— See "voltage-controlled oscillator."
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC05X4CDW | HCMOS Microcontroller Unit |
| MC68HC05X4DW | HCMOS Microcontroller Unit |
| MC68HC705X4 | HCMOS Microcontroller Unit |
| MC68HC705X4CDW | HCMOS Microcontroller Unit |
| MC68HC705X4DW | HCMOS Microcontroller Unit |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68HC05X4CDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05X4DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC08AB16A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC08AB16AD | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC08AZ0 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Advance Information |
發布緊急采購，3分鐘左右您將得到回復。