- 您現在的位置：買賣IC網 > PDF目錄371053 > MC68HC16Y1 (Motorola, Inc.) 16-Bit Modular Microcontroller(16位模塊化微控制器) PDF資料下載
參數資料
| 型號： | MC68HC16Y1 |
| 廠商： | Motorola, Inc. |
| 英文描述： | 16-Bit Modular Microcontroller(16位模塊化微控制器) |
| 中文描述： | 16位微控制器模塊（16位模塊化微控制器） |
| 文件頁數： | 44/122頁 |
| 文件大?。?/td> | 749K |
| 代理商： | MC68HC16Y1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
MOTOROLA
44
MC68HC16Y1
MC68HC16Y1TS/D
3.4.1 Clock Sources
The state of the clock mode (MODCLK) pin during reset determines clock source. When MODCLK is
held high during reset, the clock synthesizer generates a clock signal from either a crystal oscillator or
an external reference input — clock synthesizer control register SYNCR determines operating frequen-
cy and various modes of operation. When MODCLK is held low during reset, the clock synthesizer is
disabled, and an external system clock signal must be applied — SYNCR control bits have no effect.
A reference crystal must be connected between the EXTAL and XTAL pins in order to use the internal
oscillator. Use of a 32.768 kHz watch crystal is recommended — these crystals are readily available
and inexpensive.
If an external reference signal or an external system clock signal is applied via the EXTAL pin, the XTAL
pin must be left floating. External reference signal frequency must be less than or equal to maximum
specified reference frequency. External system clock signal frequency must be less than or equal to
maximum specified system clock frequency.
When an external system clock signal is applied (PLL not used), duty cycle of the input is critical, espe-
cially at operating frequencies close to maximum. The relationship between clock signal duty cycle and
clock signal period is expressed:
Minimum external clock period =
minimum external clock high/low time
50% – percentage variation of external clock input duty cycle
3.4.2 Clock Synthesizer Operation
A voltage controlled oscillator (VCO) generates the system clock signal. A portion of the clock signal is
fed back to a divider/counter. The divider controls the frequency of one input to a phase comparator.
The other phase comparator input is a reference signal, either from the internal oscillator or from an
external source. The comparator generates a control signal proportional to the difference in phase be-
tween its two inputs. The signal is low-pass filtered and used to correct VCO output frequency.
The synthesizer locks when VCO frequency is identical to reference frequency. Lock time is affected by
the filter time constant and by the amount of difference between the two comparator inputs. Whenever
comparator input changes, the synthesizer must re-lock. Lock status is shown by the SLOCK bit in SYN-
CR.
The MC68HC16Y1 does not come out of reset state until the synthesizer locks. Crystal type, character-
istic frequency, and layout of external oscillator circuitry affect lock time.
The low-pass filter requires an external low-leakage capacitor, typically 0.1
μ
F, connected between the
XFC and V
DDSYN
pins.
V
DDSYN
is used to power the clock circuits. A separate power source increases MCU noise immunity
and can be used to run the clock when the MCU is powered down. A quiet power supply must be used
as the V
DDSYN
source, since PLL stability depends on the VCO, which uses this supply. Adequate ex-
ternal bypass capacitors should be placed as close as possible to the V
DDSYN
pin to assure stable op-
erating frequency.
When the clock synthesizer is used, control register SYNCR determines operating frequency and vari-
ous modes of operation. Because the CPU16 in the MC68HC16Y1 operates only in supervisor mode,
SYNCR can be read or written at any time.
The SYNCR X bit controls a divide by two prescaler that is not in the synthesizer feedback loop. Setting
X doubles clock speed without changing VCO speed — there is no VCO relock delay. The SYNCR W
bit controls a 3-bit prescaler in the feedback divider. Setting W increases VCO speed by a factor of four.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC16Z1 | 16-Bit Modular Microcontroller(16位模塊化微控制器) |
| MC68HC24 | Port Replacement Unit (PRU) |
| MC68HC24D | Port Replacement Unit (PRU) |
| MC68HC705J | Microcontrollers |
| MC68HC705K1 | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68HC16Z1CAG | 制造商:Freescale Semiconductor 功能描述: |
| MC68HC16Z1CAG16 | 功能描述:16位微控制器 - MCU 16 BIT MCU 1K RAM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數據總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT |
| MC68HC16Z1CAG16 | 制造商:Freescale Semiconductor 功能描述:IC16-BIT MICROCONTROLLER |
| MC68HC16Z1CAG20 | 功能描述:16位微控制器 - MCU 16 BIT MCU 1K RAM RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數據總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT |
| MC68HC16Z1CAG20 | 制造商:Freescale Semiconductor 功能描述:Microcontroller |
發布緊急采購，3分鐘左右您將得到回復。