- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371076 > MC88921 (Motorola, Inc.) LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature PDF資料下載
參數(shù)資料
| 型號(hào)： | MC88921 |
| 廠商： | Motorola, Inc. |
| 英文描述： | LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
| 中文描述： | 低偏移的CMOS PLL時(shí)鐘驅(qū)動(dòng)器，掉電/啟動(dòng)功能 |
| 文件頁(yè)數(shù)： | 7/10頁(yè) |
| 文件大小： | 106K |
| 代理商： | MC88921 |
MC88921
TIMING SOLUTIONS
BR1333 — REV 5
7
MOTOROLA
Figure 3. MC68040 P–Clock Input Termination Scheme
88921
2X_Q
OUTPUT
68040
P–CLOC
K
INPUT
Rs = Zo – 7
Rs
Zo (CLOCK
TRACE)
Figure 4. Logical Representation of the MC88921 With Input/Output Frequency Relationships
2X_Q
Q0
Q1
Q2
Q3
SYNC
MR
PLL_EN
16.5MHz
CRYSTAL
OSCILLATOR
66MHz P–CLOCK OUT-
PUT
33MHz
B–CLOCK
AND SYSTEM
OUTPUTS
RP
RP = 1.5Zo
Figure 5. Output/Input Switching Waveforms and Timing Relationships
SYNC Input
Q0–Q3 Outputs
2X_Q Output
tCYCLE SYNC Input
tSKEWall
tSKEWf
tSKEWr
tSKEWf
tSKEWr
Timing Notes
1. The MC88921 aligns rising edges of the outputs and the SYNC input, therefore the SYNC input does not require a 50%
duty cycle.
2. All skew specs are measured between the VCC/2 crossing point of the appropriate output edges. All skews are specified as
‘windows’, not as a
±
deviation around a center point.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC88LV915 | LOW SKEW CMOS PLL CLOCK DRIVER |
| MC88LV915T | LOW SKEW CMOS PLL CLOCK DRIVER |
| MC88LV926 | LOW SKEW CMOS PLL 68060 CLOCK DRIVER |
| MC88LV926DW | LOW SKEW CMOS PLL 68060 CLOCK DRIVER |
| MC88PL117 | CMOS PLL CLOCK DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC88921DW | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW SKEW CMOS PLL CLOCK DRIVER With Power-Down/ Power-Up Feature |
| MC889AL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC889AP | 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: |
| MC88A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8 TUNES 8 KEY WITH SCAN KEY |
| MC88B/IVY | 制造商:TELEPHONE EQUIPMENT 功能描述:THREE COUPLER 8P8C |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。