欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MCM67M618A
廠商: Motorola, Inc.
英文描述: 64K x 18 Bit BurstRAM Synchronous Fast Static RAM
中文描述: 64K的× 18位BurstRAM同步快速靜態存儲器
文件頁數: 1/12頁
文件大小: 206K
代理商: MCM67M618A
MCM67M618A
1
Motorola, Inc. 1994
Product Preview
64K x 18 Bit BurstRAM
Synchronous Fast Static RAM
With Burst Counter and Self–Timed Write
The MCM67M618A is a 1,179,648 bit synchronous static random access
memory designed to provide a burstable, high–performance, secondary cache
for the MC68040 and PowerPC
microprocessors. It is organized as 65,536
words of 18 bits, fabricated using Motorola’s high–performance silicon–gate
BiCMOS technology. The device integrates input registers, a 2–bit counter, high
speed SRAM, and high drive capability outputs onto a single monolithic circuit
for reduced parts count implementation of cache data RAM applications. Syn-
chronous design allows precise cycle control with the use of an external clock (K).
BiCMOS circuitry reduces the overall power consumption of the integrated func-
tions for greater reliability.
Addresses (A0 – A15), data inputs (DQ0 – DQ17), and all control signals,
except output enable (G), are clock (K) controlled through positive–edge–
triggered noninverting registers.
Bursts can be initiated with either transfer start processor (TSP) or transfer
start cache controller (TSC) input pins. Subsequent burst addresses are gen-
erated internally by the MCM67M618A (burst sequence imitates that of the
MC68040) and controlled by the burst address advance (BAA) input pin. The
following pages provide more detailed information on burst controls.
Write cycles are internally self–timed and are initiated by the rising edge of the
clock (K) input. This feature eliminates complex off–chip write pulse generation
and provides increased flexibility for incoming signals.
Dual write enables (LW and UW) are provided to allow individually writeable
bytes. LW controls DQ0 – DQ8 (the lower bits), while UW controls DQ9 – DQ17
(the upper bits).
This device is ideally suited for systems that require wide data bus widths and
cache memory.
Single 5 V
±
5% Power Supply
Fast Access Times: 9/10/12 ns Max
Byte Writeable via Dual Write Strobes
Internal Input Registers (Address, Data, Control)
Internally Self–Timed Write Cycle
TSP, TSC, and BAA Burst Control Pins
Asynchronous Output Enable Controlled Three–State Outputs
Common Data Inputs and Data Outputs
High Board Density 52–PLCC Package
3.3 V I/O Compatible
BurstRAM is a trademark of Motorola, Inc.
PowerPC is a trademark of IBM Corp.
This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.
PIN ASSIGNMENT
T
10
11
9
8
DQ9
DQ10
VCC
VSS
DQ5
DQ8
DQ7
12
13
15
16
14
17
18
20
19
37
36
38
34
35
42
41
43
39
40
45
44
46
21 22 23 24 25 26 27 28 29 30 31 32 33
7
6
5 4
3 2
1 52 51 50 49 4847
DQ6
DQ4
DQ3
DQ2
VSS
VCC
DQ1
DQ0
VCC
VSS
DQ11
DQ12
DQ13
DQ14
VSS
VCC
DQ15
DQ16
DQ17
A
A
E
U
K
A
A
A
L
G
A
A
A
A
A
A
A
A
A
V
A
A
V
B
T
All power supply and ground pins must be
connected for proper operation of the device.
PIN NAMES
A0 – A15
K
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
BAA
. . . . . . . . . . . .
LW
. . . . . . . . . . . .
UW
. . . . . . . . . . . .
TSP, TSC
. . . . . . . . . . . . . . . .
E
. . . . . . . . . . . . . . . . . . . . . . . . .
G
. . . . . . . . . . . . . . . . . . . . . .
DQ0 – DQ17
. . . . . . . . . .
VCC
. . . . . . . . . . . . . . . .
VSS
. . . . . . . . . . . . . . . . . . . . . . . . . .
Address Inputs
. . . . . . . . . . . . . . . .
Clock
Burst Address Advance
Lower Byte Write Enable
Upper Byte Write Enable
Transfer Start
Chip Enable
Output Enable
Data Input/Output
+ 5 V Power Supply
Ground
Order this document
by MCM67M618A/D
SEMICONDUCTOR TECHNICAL DATA
MCM67M618A
FN PACKAGE
PLASTIC
CASE 778–02
REV 1
5/95
相關PDF資料
PDF描述
MCM67M618AFN12 LJT 23C 21#20 2#16 PIN PLUG
MCM67M618AFN9 64K x 18 Bit BurstRAM Synchronous Fast Static RAM
MCM67Q709A 128Kx9 Bit Synchronous Fast Static RAM(128Kx9 Bit同步快速靜態存儲器)
MCM6926A 128K x 9 Bit Fast Static Random Access Memory
MCM6929A 256K x 4 Bit Fast Static Random Access Memory
相關代理商/技術參數
參數描述
MCM67M618AFN10 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit BurstRAM Synchronous Fast Static RAM
MCM67M618AFN12 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit BurstRAM Synchronous Fast Static RAM
MCM67M618AFN9 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit BurstRAM Synchronous Fast Static RAM
MCM67M618B 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit BurstRAM Synchronous Fast Static RAM
MCM67M618BFN10 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:64K x 18 Bit BurstRAM Synchronous Fast Static RAM
主站蜘蛛池模板: 信丰县| 阳曲县| 丰城市| 南和县| 阿勒泰市| 宜丰县| 富顺县| 务川| 漾濞| 平武县| 潍坊市| 太仆寺旗| 师宗县| 开江县| 报价| 浠水县| 衡阳市| 新巴尔虎左旗| 双牌县| 佳木斯市| 贵州省| 拉孜县| 辽中县| 南阳市| 宜州市| 积石山| 盘山县| 丰镇市| 岱山县| 商河县| 新建县| 南雄市| 巍山| 台州市| 通河县| 清苑县| 秦安县| 汝城县| 旌德县| 满洲里市| 大荔县|