- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26838 > MPC948FAR2 (MOTOROLA INC) LVPECL/LVCMOS/LVTTL SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號： | MPC948FAR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | LVPECL/LVCMOS/LVTTL SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, 0.80 MM PITCH, PLASTIC, LQFP-32 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大小： | 90K |
| 代理商： | MPC948FAR2 |
6
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MPC948/D
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
615
Low Voltage 1:12 Clock
Distribution Chip
The MPC948 is a 1:12 low voltage clock distribution chip. The device
features the capability to select either a differential LVPECL or a LVTTL
compatible input. The 12 outputs are LVCMOS or LVTTL compatible and
feature the drive strength to drive 50
series terminated transmission
lines. With output–to–output skews of 350ps, the MPC948 is ideal as a
clock distribution chip for the most demanding of synchronous systems.
For a similar product targeted at a lower price/performance point, please
consult the MPC947 data sheet.
Clock Distribution for PowerPC 620 L2 Cache
LVPECL or LVCMOS/LVTTL Clock Input
350ps Maximum Output–to–Output Skew
Drives Up to 24 Independent Clock Lines
Maximum Output Frequency of 150MHz
Synchronous Output Enable
Tristatable Outputs
32–Lead LQFP Packaging
3.3V VCC Supply Voltage
With an output impedance of approximately 7
, in both the HIGH and
LOW logic states, the output buffers of the MPC948 are ideal for driving
series terminated transmission lines. More specifically, each of the 12
MPC948 outputs can drive two series terminated 50
transmission lines.
With this capability, the MPC948 has an effective fanout of 1:24 in ap-
plications where each line drives a single load. With this level of fanout,
the MPC948 provides enough copies of low skew clocks for high perfor-
mance synchronous systems, including use as a clock distribution chip
for the L2 cache of a PowerPC 620 based system.
The differential LVPECL inputs of the MPC948 allow the device to interface directly with a LVPECL fanout buffer like the
MC100LVE111 to build very wide clock fanout trees or to couple to a high frequency clock source. The LVCMOS/LVTTL input
provides a more standard interface for applications requiring only a single clock distribution chip at relatively low frequencies. In
addition, the two clock sources can be used to provide for a test clock interface as well as the primary system clock. A logic HIGH
on the TTL_CLK_Sel pin will select the TTL level clock input.
All of the control inputs are LVCMOS/LVTTL compatible. The MPC948 provides a synchronous output enable control to allow
for starting and stopping of the output clocks. A logic high on the Sync_OE pin will enable all of the outputs. Because this control
is synchronized to the input clock, potential output glitching or runt pulse generation is eliminated. In addition, for board level test,
the outputs can be tristated via the tristate control pin. A logic LOW applied to the Tristate input will force all of the outputs into
high impedance. Note that all of the MPC948 inputs have internal pullup resistors.
The MPC948 is fully 3.3V compatible. The 32–lead LQFP package was chosen to optimize performance, board space and
cost of the device. The 32–lead LQFP has a 7x7mm body size with a conservative 0.8mm pin spacing.
PowerPC is a trademark of International Business Machines Corporation.
MPC948
LOW VOLTAGE
1:12 CLOCK
DISTRIBUTION CHIP
FA SUFFIX
32–LEAD LQFP PACKAGE
CASE 873A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC948FAR2 | 948 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC948LFA | 948 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC949FAR2 | 949 SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC949FAR2 | 949 SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC951FA | 951 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC948L | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE 1:12 CLOCK DISTRIBUTION CHIP |
| MPC949 | 制造商:Motorola Inc 功能描述: |
| MPC949FA | 制造商:Motorola Inc 功能描述:FIFTEEN DISTRIBUTED-OUTPUT CLOCK DRIVER, 52 Pin, Plastic, QFP |
| MPC950 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC950 F44A WAF | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。