- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26838 > MPC948LFA (INTEGRATED DEVICE TECHNOLOGY INC) 948 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC948LFA |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 948 SERIES, LOW SKEW CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| 封裝： | 7 X 7 MM, 0.80 MM PITCH, LQFP-32 |
| 文件頁(yè)數(shù)： | 1/6頁(yè) |
| 文件大小： | 439K |
| 代理商： | MPC948LFA |
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MPC948L/D
1
REV 3
Motorola, Inc. 2000
06/00
Low Voltage 3.3V and 2.5V,
1:12 Clock DistributionChip
The MPC948L is a 1:12 low voltage clock distribution chip. The device
is pin and function compatible with the MPC948 with the added feature of
2.5V output capabilities. The device features the capability to select either
a differential LVPECL or a LVTTL compatible input. The 12 outputs are
2.5V LVCMOS or LVTTL compatible and feature the drive strength to
drive 50
series terminated transmission lines. With output–to–output
skews of 500ps, the MPC948L is ideal as a clock distribution chip for the
most demanding of synchronous systems.
Clock Distribution for Intel Microprocessors
LVPECL or LVCMOS/LVTTL Clock Input
500ps Maximum Output–to–Output Skew
Drives Up to 24 Independent Clock Lines
Maximum Output Frequency of 150MHz
Synchronous Output Enable
Tristatable Outputs
32–Lead LQFP Packaging
2.5V Output Capability
With an output impedance of approximately 7
, in both the HIGH and
LOW logic states, the output buffers of the MPC948L are ideal for driving
series terminated transmission lines. More specifically, each of the 12
MPC948L outputs can drive two series terminated 50
transmission
lines. With this capability, the MPC948L has an effective fanout of 1:24 in
applications where each line drives a single load.
The differential LVPECL inputs of the MPC948L allow the device to
interface directly with a LVPECL fanout buffer like the MC100EP111 to
build very wide clock fanout trees or to couple to a high frequency clock
source. The LVCMOS/LVTTL input provides a more standard interface for
applications requiring only a single clock distribution chip at relatively low
frequencies. In addition, the two clock sources can be used to provide for
a test clock interface as well as the primary system clock. A logic HIGH on
the TTL_CLK_Sel pin will select the TTL level clock input.
All of the control inputs are LVCMOS/LVTTL compatible. The MPC948L provides a synchronous output enable control to allow
for starting and stopping of the output clocks. A logic high on the Sync_OE pin will enable all of the outputs. Because this control
is synchronized to the input clock, potential output glitching or runt pulse generation is eliminated. In addition, for board level test,
the outputs can be tristated via the tristate control pin. A logic LOW applied to the Tristate input will force all of the outputs into
high impedance. Note that all of the MPC948L inputs have internal pull–up resistors.
The 32–lead LQFP package was chosen to optimize performance, board space and cost of the device. The 32–lead LQFP
has a 7x7mm body size with a conservative 0.8mm pin spacing.
The MPC948L features two independent power supplies; VCCI and VCCO. The VCCI pin powers the internal core logic and
must be tied to 3.3V. The VCCO pin powers the output buffer and can be tied to either 2.5V or 3.3V.
MPC948L
LOW VOLTAGE CMOS
1:12 CLOCK
DISTRIBUTION CHIP
FA SUFFIX
32–LEAD LQFP PACKAGE
CASE 873A–02
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
DATA SHEET
MPC948
IDT Low Voltage 3.3V and 2.5V, 1:12 Clock Dlstrlbution Chip
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc
MPC948
1
Low Voltage 3.3V and 2.5V, 1:12
Clock Dlstrlbution Chip
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC949FAR2 | 949 SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC949FAR2 | 949 SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC951FA | 951 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC951FAR2 | 951 SERIES, PLL BASED CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC953FAR2 | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC949 | 制造商:Motorola Inc 功能描述: |
| MPC949FA | 制造商:Motorola Inc 功能描述:FIFTEEN DISTRIBUTED-OUTPUT CLOCK DRIVER, 52 Pin, Plastic, QFP |
| MPC950 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC950 F44A WAF | 制造商:Motorola Inc 功能描述: |
| MPC951 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。