欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MT48LC2M32LFFC
廠商: Micron Technology, Inc.
英文描述: 512K x 32 x 4 banks 3.3v SDRAM(3.3V,512K x 32 x 4組同步動態RAM)
中文描述: 為512k × 32 × 4銀行3.3V的內存電壓(3.3V,512K采樣× 32 × 4組同步動態RAM)的
文件頁數: 1/50頁
文件大小: 1054K
代理商: MT48LC2M32LFFC
1
64Mb: x32, 3.3V SDRAM
BatRam_3V.p65 – Rev. 0.7, Pub. 2/01
2001, Micron Technology, Inc.
64Mb: x32, 3.3V
SDRAM
PRELIMINARY
PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE FOR EVALUATION AND REFERENCE PURPOSES ONLY AND ARE
SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE. PRODUCTS ARE ONLY WARRANTED BY MICRON TO MEET MICRON’S
PRODUCTION DATA SHEET SPECIFICATIONS.
SYNCHRONOUS
DRAM
MT48LC2M32LFFC - 512K x 32 x 4 banks
site:
www.micron.com/products/datasheets/sdramds.html
FEATURES
Programmable burst lengths: 1, 2, 4, 8, or full page
Auto Precharge and Auto Refresh Modes
Self Refresh Mode
4,096-cycle standard refresh
LVTTL-compatible inputs and outputs;
Single power supply: 3.3V
V
DD
Q 3.3V
CAS Latency of 1, 2, or 3
Temperature Compensated Self Refresh
Fully synchronous; all signals registered on posi-
tive edge of system clock
Internal pipelined operation; column address can
be changed every clock cycle
Internal banks for hiding row access/precharge
OPTIONS
Configurations
2 Meg x 32 (512K x 32 x 4 banks)
WRITE Recovery (
t
WR/
t
DPL)
t
WR = 1 CLK - to 60 MHz
with Manual Precharge
Plastic Package - OCPL*
90-Ball FBGA
Timing (Cycle Time)
8ns (125 MHz)
10ns (100 MHz)
L
None
FC
-8
-10
Part Number Example:
MT48LC2M32LFFC
KEY TIMING PARAMETERS
SPEED
GRADE
CLOCK
FREQUENCY CL = 2** CL = 3**
ACCESS TIME
SETUP
TIME
HOLD
TIME
-8
-10
-8
-10
125 MHz
100 MHz
100 MHz
83 MHz
7ns
7ns
2ns
2ns
2ns
2ns
1ns
1ns
1ns
1ns
8ns
8ns
*Off-center parting line
**CL = CAS (READ) latency
64Mb SDRAM PART NUMBER
PART NUMBER
MT48LC2M32LFFC
ARCHITECTURE
2 Meg x 32
PIN ASSIGNMENT (Top View)
90-Ball FBGA
Note:
The # symbol indicates signal is active LOW.
2 Meg x 32
512K x 32 x 4 banks
4K
2K (A0–A10)
4 (BA0, BA1)
256 (A0–A7)
Configuration
Refresh Count
Row Addressing
Bank Addressing
Column Addressing
1
2
3
4
6
7
8
9
5
DQ26
DQ28
V
SS
Q
V
SS
Q
V
DD
Q
V
SS
A4
A7
CLK
DQM1
V
DD
Q
V
SS
V
SS
Q
DQ11
DQ13
DQ24
V
DD
Q
DQ27
DQ29
DQ31
DQM3
A5
A8
CKE
NC
DQ8
DQ10
DQ12
V
DD
Q
DQ15
V
SS
V
SS
Q
DQ25
DQ30
NC
A3
A6
NC
A9
NC
V
SS
DQ9
DQ14
V
SS
Q
V
SS
V
DD
V
DD
Q
DQ22
DQ17
NC
A2
A10
NC/
A12
BA0
CAS#
V
DD
DQ6
DQ1
V
DD
Q
V
DD
DQ21
DQ19
V
DD
Q
V
DD
Q
V
SS
Q
V
DD
A1
NC/
A11
RAS#
DQM0
V
SS
Q
V
DD
Q
V
DD
Q
DQ4
DQ2
DQ23
V
SS
Q
DQ20
DQ18
DQ16
DQM2
A0
BA1
CS#
WE#
DQ7
DQ5
DQ3
V
SS
Q
DQ0
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
Preliminary Ball and Array
相關PDF資料
PDF描述
MT48LC4M16A2 SYNCHRONOUS DRAM
MT48LC16M4A2 RSD Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 3.3V; Power: 1W; 1kVDC and 3kVDC Isolation Options; Approved for Medical Applications; Suitable for Automated Assembly; 8, 10 and 12 pin Pinning Style Options; Optional Continuous Short Circuit Protected; Efficiency to 85%
MT48LC8M16A2 SYNCHRONOUS DRAM
MT48V2M32LFFC 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4組同步動態RAM)
MT48V4M32LFFC SYNCHRONOUS DRAM
相關代理商/技術參數
參數描述
MT48LC2M3B2B51 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SDR SDRAM MT48LC2M32B2 a?? 512K x 32 x 4 Banks
MT48LC2M8A1 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC2M8A1TGS 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC2M8A2 制造商:MICRON 制造商全稱:Micron Technology 功能描述:SYNCHRONOUS DRAM
MT48LC32M16A2 制造商:MICRON 制造商全稱:Micron Technology 功能描述:512Mb x4, x8, x16 SDRAM
主站蜘蛛池模板: 读书| 公安县| 宝兴县| 奉新县| 卢龙县| 彩票| 太保市| 冀州市| 山丹县| 玉溪市| 济阳县| 祥云县| 天台县| 德兴市| 博客| 安图县| 社旗县| 香格里拉县| 宁陕县| 平邑县| 巴塘县| 西青区| 福鼎市| 仁化县| 连州市| 兴仁县| 堆龙德庆县| 惠安县| 怀化市| 汝阳县| 衡山县| 兴业县| 洮南市| 调兵山市| 东丽区| 马龙县| 定襄县| 武隆县| 宁化县| 江油市| 九龙城区|