- 您現在的位置：買賣IC網 > PDF目錄361075 > NAND512R4A0CZA1T (意法半導體) 128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16) 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories PDF資料下載
參數資料
| 型號： | NAND512R4A0CZA1T |
| 廠商： | 意法半導體 |
| 英文描述： | 128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16) 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| 中文描述： | 128兆，256兆，512兆位，1千兆位（x8/x16）528 Byte/264字的頁面，1.8V/3V，NAND閃存芯片 |
| 文件頁數： | 17/57頁 |
| 文件大小： | 410K |
| 代理商： | NAND512R4A0CZA1T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
17/57
NAND128-A, NAND256-A, NAND512-A, NAND01G-A
BUS OPERATIONS
There are six standard bus operations that control
the memory. Each of these is described in this
section, see
Table 5., Bus Operations
, for a sum-
mary.
Command Input
Command Input bus operations are used to give
commands to the memory. Command are accept-
ed when Chip Enable is Low, Command Latch En-
able is High, Address Latch Enable is Low and
Read Enable is High. They are latched on the ris-
ing edge of the Write Enable signal.
Only I/O0 to I/O7 are used to input commands.
See
Figure 23.
and
Table 20.
for details of the tim-
ings requirements.
Address Input
Address Input bus operations are used to input the
memory address. Three bus cycles are required to
input the addresses for the 128Mb and 256Mb de-
vices and four bus cycles are required to input the
addresses for the 512Mb and 1Gb devices (refer
to Tables
6
and
7
, Address Insertion).
The addresses are accepted when Chip Enable is
Low, Address Latch Enable is High, Command
Latch Enable is Low and Read Enable is High.
They are latched on the rising edge of the Write
Enable signal. Only I/O0 to I/O7 are used to input
addresses.
See
Figure 24.
and
Table 20.
for details of the tim-
ings requirements.
Data Input
Data Input bus operations are used to input the
data to be programmed.
Data is accepted only when Chip Enable is Low,
Address Latch Enable is Low, Command Latch
Enable is Low and Read Enable is High. The data
is latched on the rising edge of the Write Enable
signal. The data is input sequentially using the
Write Enable signal.
See
Figure 25.
and
Table 20.
and
Table 21.
for de-
tails of the timings requirements.
Data Output
Data Output bus operations are used to read: the
data in the memory array, the Status Register, the
Electronic Signature
and the Serial Number.
Data is output when Chip Enable is Low, Write En-
able is High, Address Latch Enable is Low, and
Command Latch Enable is Low.
The data is output sequentially using the Read En-
able signal.
See
Figure 26.
and
Table 21.
for details of the tim-
ings requirements.
Write Protect
Write Protect bus operations are used to protect
the memory against program or erase operations.
When the Write Protect signal is Low the device
will not accept program or erase operations and so
the contents of the memory array cannot be al-
tered. The Write Protect signal is not latched by
Write Enable to ensure protection even during
power-up.
Standby
When Chip Enable is High the memory enters
Standby mode, the device is deselected, outputs
are disabled and power consumption is reduced.
Table 5. Bus Operations
Note: 1. Only for x16 devices.
2. WP must be V
IH
when issuing a program or erase command.
Bus Operation
E
AL
CL
R
W
WP
I/O0 - I/O7
I/O8 - I/O15
(1)
Command Input
V
IL
V
IL
V
IH
V
IH
Rising
X
(2)
Command
X
Address Input
V
IL
V
IH
V
IL
V
IH
Rising
X
Address
X
Data Input
V
IL
V
IL
V
IL
V
IH
Rising
X
Data Input
Data Input
Data Output
V
IL
V
IL
V
IL
Falling
V
IH
X
Data Output
Data Output
Write Protect
X
X
X
X
X
V
IL
X
X
Standby
V
IH
X
X
X
X
X
X
X
相關PDF資料 |
PDF描述 |
|---|---|
| NAND128W3A0CZB1 | 128 Mbit, 256 Mbit, 512 Mbit, 1 Gbit (x8/x16) 528 Byte/264 Word Page, 1.8V/3V, NAND Flash Memories |
| NAND512W4M5CZC5E | 256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND512R4M2CZB5E | 256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND512W3M5BZB5F | 256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAS-xxx | SEMI-PRECISION POWER WIREWOUND RESISTOR |
相關代理商/技術參數 |
參數描述 |
|---|---|
| NAND512R4A2CWFD | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512R4A2CZA6 | 制造商:Micron Technology Inc 功能描述:512MB. 3V X8 NO OPTION TSOP48TSOP-1 48 12X20 AL 42 - Trays |
| NAND512R4A2DDI6 | 制造商:Micron Technology Inc 功能描述:NAND - Gel-pak, waffle pack, wafer, diced wafer on film |
| NAND512W3A0AN6 | 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數據總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| NAND512W3A0AN6E | 功能描述:閃存 2.7-3.6V 512M(64Mx8) RoHS:否 制造商:ON Semiconductor 數據總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結構:256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。