- 您現在的位置：買賣IC網 > PDF目錄299585 > P4C1024-35C6M (PYRAMID SEMICONDUCTOR CORP) 128K X 8 STANDARD SRAM, 35 ns, CDIP32 PDF資料下載
參數資料
| 型號： | P4C1024-35C6M |
| 廠商： | PYRAMID SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 128K X 8 STANDARD SRAM, 35 ns, CDIP32 |
| 封裝： | 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-32 |
| 文件頁數： | 1/14頁 |
| 文件大?。?/td> | 152K |
| 代理商： | P4C1024-35C6M |
Document # SRAM124 REV A
Revised October 2005
P4C1024
HIGH SPEED 128K x 8
DUAL CHIP ENABLE
CMOS STATIC RAM
The P4C1024 device provides asynchronous opera-
tions with matching access and cycle times. Memory
locations are specified on address pins A
0 to A16.
Reading is accomplished by device selection (
CE
1 low
and CE
2 high) and output enabling (OE) while write
enable (
WE) remains HIGH. By presenting the ad-
dress under these conditions, the data in the ad-
dressed memory location is presented on the data
input/output pins. The input/output pins stay in the
HIGH Z state when either
CE
1 or OE is HIGH or WE
or CE
2 is LOW.
The P4C1024 is a 1,048,576-bit high-speed CMOS
static RAM organized as 128Kx8. The CMOS memory
requires no clocks or refreshing, and has equal access
and cycle times. Inputs are fully TTL-compatible. The
RAM operates from a single 5V±10% tolerance power
supply.
Access times of 15 nanoseconds permit greatly en-
hanced system operating speeds. CMOS is utilized to
reduce power consumption to a low level. The P4C1024
is a member of a family of PACE RAM products offer-
ing fast access times.
Advanced CMOS Technology
Fast t
OE
Automatic Power Down
Packages
—32-Pin 300 mil DIP and SOJ
—32-Pin 400 mil SOJ
—32-Pin 600 mil Ceramic DIP
—32-Pin 400 mil Ceramic DIP
—32-Pin Solder Seal Flatpack
—32-Pin LCC (450 x 550 mil)
—32-Pin Ceramic SOJ
High Speed (Equal Access and Cycle Times)
— 15/20/25/35 ns (Commercial)
— 20/25/35/45 ns (Industrial)
— 20/25/35/45/55/70/85/100/120 ns (Military)
Single 5 Volts ±10% Power Supply
Easy Memory Expansion Using
CE
1, CE2 and OE
OE
Inputs
Common Data I/O
Three-State Outputs
Fully TTL Compatible Inputs and Outputs
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATION
DESCRIPTION
FEATURES
DIP (P300, C10, C11),
SOJ (J300, J400, CJ1),
SOLDER SEAL
FLATPACK (FS-3) SIMILAR
LCC (L6)
相關PDF資料 |
PDF描述 |
|---|---|
| P4C1024L-100CJM | 128K X 8 STANDARD SRAM, 100 ns, CDSO32 |
| P4C1024L-45C4MB | 128K X 8 STANDARD SRAM, 45 ns, CDIP32 |
| P4C1024L-85C4M | 128K X 8 STANDARD SRAM, 85 ns, CDIP32 |
| P4C1256L-70PILF | 32K X 8 STANDARD SRAM, 70 ns, PDIP28 |
| P4C1256-20PI | 32K X 8 STANDARD SRAM, 20 ns, PDIP28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| P4C1024-35J3C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| P4C1024-35J3I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| P4C1024-35J4C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| P4C1024-35J4I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
| P4C1024-35P3C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SRAM |
發布緊急采購，3分鐘左右您將得到回復。