欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: PA7536J-15
英文描述: ASIC
中文描述: 專用集成電路
文件頁數: 3/10頁
文件大小: 219K
代理商: PA7536J-15
3
04-02-052D
Commercial/Industrial
Sum-A = D, T, J or Sum-A
Sum-B = Preset, K or Sum-B
Sum-C = Reset, Clock, Sum-C
Sum-D = Clock, Output Enable, Sum-D
D
R
P
Q
D Register
Q = D after clocked
Best for storage, simple counters,
shifters and state machines with
few hold (loop) conditions.
T
R
P
Q
T Register
Q toggles when T = 1
Q holds when T = 0
Best for wide binary counters (saves
product terms) and state machines
with many hold (loop) conditions.
JK Register
Q toggles when J/K = 1/1
Q holds when J/K = 0/0
Q = 1 when J/K = 1/0
Q = 0 when J/K = 0/1
Combines features of both D and T
registers.
J
R
P
Q
K
08-16-005A
Figure 5. LCC Register Types
SUM-A can serve as the D, T, or J input of the register or a
combinatorial path. SUM-B can serve as the K input, or the
preset to the register, or a combinatorial path. SUM-C can
be the clock, the reset to the register, or a combinatorial
path. SUM-D can be the clock to the register, the output
enable for the connected I/O cell, or an internal feedback
node. Note that the sums controlling clocks, resets, presets
and output enables are complete sum-of-product functions,
not just product terms as with most other PLDs. This also
means that any input or I/O pin can be used as a clock or
other control function.
Several signals from the global cell are provided primarily
for synchronous (global) register control. The global cell
signals are routed to all LCCs. These signals include a
high-speed clock of positive or negative polarity, global
preset and reset, and a special register-type control that
selectively allows dynamic switching of register type. This
last feature is especially useful for saving product terms
when implementing loadable counters and state machines
by dynamically switching from D-type registers to load and
T-type registers to count (see Figure 11).
Multiple Outputs Per Logic Cell
An important feature of the logic control cell is its capability
to have multiple output functions per cell, each operating
independently. As shown in Figure 4, two of the three
outputs can select the Q output from the register or the
Sum A, B or C combinatorial paths. Thus, one LCC output
can be registered, one output can be combinatorial and the
third, an output enable or an additional buried logic
function. The multi-function PEEL
Array logic cells are
equivalent to two or three macrocells of other PLDs, which
have only one output per cell. They also allow registers to
be truly buried from I/O pins without limiting them to input-
only (see Figure 8 and Figure 9).
I/O Cell (IOC)
Input Cell (INC)
REG/
Latch
Q
MUX
Input
To
Array
Input Cell Clock
From Global Cell
MUX
From
Logic
Control
Cell
A,B,C
or
Q
MUX
MUX
1 0
D
I/O Pin
MUX
To
Array
REG/
Latch
Q
Input Cell Clock
From Global Cell
Input
Input
08-16-006A
Figure 6. I/O Cell Block Diagram
IOC/INC Register
Q = D after rising edge of clock
holds until next rising edge
IOC/INC Latch
Q = L when clock is high
holds value when clock is low
L
Q
D
Q
08-16-007A
Figure 7. IOC Register Configurations
相關PDF資料
PDF描述
PA7 Analog IC
PAC21S07AS Analog IC
PACK-1
PACKAGE Package diagrams and shipping information
PACKAGESANDPACKING Packages and Packing - Trays Part 12
相關代理商/技術參數
參數描述
PA7536J-15L 功能描述:SPLD - 簡單可編程邏輯器件 14 Input 12 I/O 15ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
PA7536JI-15 功能描述:SPLD - 簡單可編程邏輯器件 14 INP 12 I/O 15ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
PA7536JI-15L 功能描述:SPLD - 簡單可編程邏輯器件 14 Input 12 I/O 15ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
PA7536P-15 功能描述:SPLD - 簡單可編程邏輯器件 14 INP 12 I/O 15ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
PA7536P-15L 功能描述:SPLD - 簡單可編程邏輯器件 14 Input 12 I/O 15ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24
主站蜘蛛池模板: 静安区| 大同县| 阜新市| 勃利县| 甘谷县| 贵定县| 望谟县| 乐至县| 郓城县| 汝阳县| 清河县| 乌鲁木齐市| 陆丰市| 临漳县| 石嘴山市| 崇左市| 河源市| 图片| 桃江县| 宽甸| 嘉善县| 白河县| 临猗县| 常熟市| 茂名市| 赫章县| 门头沟区| 昌邑市| 巴南区| 平乐县| 巴塘县| 富宁县| 宁明县| 温州市| 阜宁县| 共和县| 巴塘县| 蛟河市| 镇安县| 农安县| 广汉市|