- 您現在的位置：買賣IC網 > PDF目錄382382 > PCF8577CP (NXP SEMICONDUCTORS) LCD direct/duplex driver with I2C-bus interface PDF資料下載
參數資料
| 型號： | PCF8577CP |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顯示驅動器 |
| 英文描述： | LCD direct/duplex driver with I2C-bus interface |
| 中文描述： | LIQUID CRYSTAL DISPLAY DRIVER, PDIP40 |
| 封裝： | 0.600 INCH, PLASTIC, DIP-40 |
| 文件頁數： | 10/28頁 |
| 文件大小： | 175K |
| 代理商： | PCF8577CP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
1998 Jul 30
10
Philips Semiconductors
Product specification
LCD direct/duplex driver with
I
2
C-bus interface
PCF8577C
7
CHARACTERISTICS OF THE I
2
C-BUS
The I
2
C-bus is for 2-way, 2-line communication between
different ICs or modules. The two lines are a serial data
line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when
connected to the output stages of a device. Data transfer
may be initiated only when the I
2
C-bus is not busy.
7.1
Bit transfer
One data bit is transferred during each clock pulse.
The data on the SDA line must remain stable during the
HIGH period of the clock pulse as changes in the data line
at this time will be interpreted as control signals.
7.2
Start and stop conditions
Both data and clock lines remain HIGH when the I
2
C-bus
is not busy. A HIGH-to-LOW transition of the data line,
while the clock is HIGH is defined as the start condition (S).
A LOW-to-HIGH transition of the data line while the clock
is HIGH is defined as the stop condition (P).
7.3
System configuration
A device generating a message is a ‘transmitter’, a device
receiving a message is the ‘receiver’. The device that
controls the message is the ‘master’ and the devices which
are controlled by the master are the ‘slaves’.
7.4
Acknowledge
The number of data bytes transferred between the start
and stop conditions from transmitter to receiver is not
limited. Each byte is followed by one acknowledge bit.
The acknowledge bit is a HIGH level put on the I
2
C-bus by
the transmitter whereas the master generates an extra
acknowledge related clock pulse. A slave receiver which is
addressed must generate an acknowledge after the
reception of each byte. Also a master must generate an
acknowledge after the reception of each byte that has
been clocked out of the slave transmitter. The device that
acknowledges has to pull down the SDA line during the
acknowledge clock pulse, set-up and hold times must be
taken into account. A master receiver must signal an end
of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of
the slave. In this event the transmitter must leave the data
line HIGH to enable the master to generate a stop
condition.
Fig.8 Bit transfer.
MBA607
data line
stable;
data valid
change
of data
allowed
SDA
SCL
相關PDF資料 |
PDF描述 |
|---|---|
| PCF8591 | 8-bit A/D and D/A converter |
| PCA8591 | 8-bit A/D and D/A converter |
| PCA8591P | 8-bit A/D and D/A converter |
| PCA8591T | 8-bit A/D and D/A converter |
| PCF8598C-2P02 | 1024 ⅴ 8-bit CMOS EEPROM with I2C-bus interface |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCF8577CP/F3,112 | 功能描述:LCD 驅動器 LCD DRIVER 32/64SEG RoHS:否 制造商:Maxim Integrated 數位數量:4.5 片段數量:30 最大時鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube |
| PCF8577CP/F3112 | 制造商:NXP Semiconductors 功能描述:LCD DRIVER 32/64 SEGMENT 8577 DIP |
| PCF8577CP/FZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-LCD DRIVER |
| PCF8577CPN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
| PCF8577CT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:LCD direct/duplex driver with I2C-bus interface |
發布緊急采購，3分鐘左右您將得到回復。