- 您現在的位置：買賣IC網 > PDF目錄382391 > PHD3055L (NXP SEMICONDUCTORS) PowerMOS transistor Logic level FET PDF資料下載
參數資料
| 型號： | PHD3055L |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | JFETs |
| 英文描述： | PowerMOS transistor Logic level FET |
| 中文描述： | 12 A, 60 V, 0.18 ohm, N-CHANNEL, Si, POWER, MOSFET |
| 封裝： | PLASTIC PACKAGE-3 |
| 文件頁數： | 1/7頁 |
| 文件大?。?/td> | 55K |
| 代理商： | PHD3055L |
Philips Semiconductors
Product specification
PowerMOS transistor
Logic level FET
PHD3055L
GENERAL DESCRIPTION
QUICK REFERENCE DATA
N-channel enhancement mode logic
level field-effect power transistor in a
plastic envelope suitable for surface
mounting featuring high avalanche
energy capability, stable blocking
voltage, fast switching and high
thermalcyclingperformancewithlow
thermal resistance. Intended for use
in Switched Mode Power Supplies
(SMPS), motor control circuits and
general
purpose
applications.
SYMBOL
PARAMETER
MAX.
UNIT
V
DS
I
D
P
tot
R
DS(ON)
Drain-source voltage
Drain current (DC)
Total power dissipation
Drain-source on-state resistance
60
12
50
0.18
V
A
W
switching
PINNING - SOT428
PIN CONFIGURATION
SYMBOL
PIN
DESCRIPTION
1
gate
2
drain
3
source
tab
drain
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
I
D
Continuous drain current
CONDITIONS
T
mb
= 25 C; V
GS
= 10 V
T
mb
= 100 C; V
GS
= 10 V
T
mb
= 25 C
T
mb
= 25 C
T
mb
> 25 C
MIN.
-
-
-
-
-
-
-
MAX.
12
9
48
50
0.33
±
15
±
20
UNIT
A
A
A
W
W/K
V
V
I
DM
P
D
P
D
/
T
mb
Linear derating factor
V
GS
Gate-source voltage
V
GSM
Non-repetitive gate-source
voltage
E
AS
Single pulse avalanche
energy
I
AS
Peak avalanche current
Pulsed drain current
Total dissipation
t
p
≤
50
μ
s
V
DD
≤
50 V; starting T
j
= 25C; R
GS
= 50
;
V
GS
= 5 V
V
DD
≤
50 V; starting T
j
= 25C; R
GS
= 50
;
V
GS
= 5 V
-
25
mJ
-
6
A
T
j
, T
stg
Operating junction and
storage temperature range
- 55
175
C
THERMAL RESISTANCES
SYMBOL
R
th j-mb
PARAMETER
Thermal resistance junction to
mounting base
Thermal resistance junction to
ambient
CONDITIONS
TYP.
-
MAX.
3
UNIT
K/W
R
th j-a
pcb mounted, minimum
footprint
50
-
K/W
1
2
3
tab
d
g
s
September 1997
1
Rev 1.000
相關PDF資料 |
PDF描述 |
|---|---|
| PHD3N20E | PowerMOS transistor |
| PHD3N20L | PowerMOS transistor Logic level FET |
| PHD95N03LT | N-channel enhancement mode field-effect transistor |
| PHK4NQ20T | TrenchMOS standard level FET |
| PHM21NQ15T | TrenchMOS standard level FET |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PHD32UAA | 制造商:POWER-ONE 制造商全稱:Power-One 功能描述:PHD32 Series . 32A Non-Isolated DC/DC Converter 5V, 3.3V Input Dual Output |
| PHD32UAY | 制造商:POWER-ONE 制造商全稱:Power-One 功能描述:PHD32 Series . 32A Non-Isolated DC/DC Converter 5V, 3.3V Input Dual Output |
| PHD32UBA | 制造商:POWER-ONE 制造商全稱:Power-One 功能描述:PHD32 Series . 32A Non-Isolated DC/DC Converter 5V, 3.3V Input Dual Output |
| PHD32UBB | 制造商:POWER-ONE 制造商全稱:Power-One 功能描述:PHD32 Series . 32A Non-Isolated DC/DC Converter 5V, 3.3V Input Dual Output |
| PHD32UBY | 制造商:POWER-ONE 制造商全稱:Power-One 功能描述:PHD32 Series . 32A Non-Isolated DC/DC Converter 5V, 3.3V Input Dual Output |
發布緊急采購，3分鐘左右您將得到回復。