- 您現在的位置：買賣IC網 > PDF目錄367964 > PI6C2502 (Pericom Semiconductor Corp.) Phase-Locked Loop Clock Driver PDF資料下載
參數資料
| 型號： | PI6C2502 |
| 廠商： | Pericom Semiconductor Corp. |
| 英文描述： | Phase-Locked Loop Clock Driver |
| 中文描述： | 鎖相環時鐘驅動器 |
| 文件頁數： | 1/6頁 |
| 文件大小： | 371K |
| 代理商： | PI6C2502 |
1
PS8382B 03/20/02
Product Pin Configuration
Logic Block Diagram
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123452123456789012
1234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567890123456789012345612345678901
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123452123456789012
2
PI6C2502
Product Description
The PI6C2502 features a low-skew, low-jitter, phase-locked loop
(PLL) clock driver. By connecting the feedback FB_OUT output
to the feedback FB_IN input, the propagation delay from the
CLK_IN input to any clock output will be nearly zero.
Product Features
High-Performance Phase-Locked-Loop Clock Distribution
for Networking,
Synchronous DRAM modules for server/workstation/
PC applications
Allows Clock Input to have Spread Spectrum
modulation for EMI reduction
Zero Input-to-Output delay
Low jitter: Cycle-to-Cycle jitter ±100ps max.
On-chip series damping resistor at clock output drivers
for low noise and EMI reduction
Operates at 3.3V V
CC
Wide range of Clock Frequencies up to 80 MHz
Package: Plastic 8-pin SOIC Package (W)
8-Pin
W
Phase-Locked Loop Clock Driver
Application
If a system designer needs more than 16 outputs with the features
just described, using two or more zero-delay buffers such as
PI6C2509Q, and PI6C2510Q, is likely to be impractical. The
device-to-device skew introduced can significantly reduce the
performance. Pericom recommends the use of a zero-delay buffer
and an eighteen output non-zero-delay buffer. As shown in Figure
1, this combination produces a zero-delay buffer with all the signal
characteristics of the original zero-delay buffer, but with as many
outputs as the non-zero-delay buffer part. For example, when
combined with an eighteen output non-zero delay buffer, a system
designer can create a seventeen-output zero-delay buffer.
Figure 1. This Combination Provides Zero-Delay Between the
Reference Clocks Signal and 17 Outputs
CLK_IN
FB_IN
PLL
AV
CC
FB_OUT
CLK_OUT
1
2
3
V
CC
4
CLK_OUT
CLK_IN
GND
FB_IN
8
7
6
5
AGND
FB_OUT
AV
CC
17
Zero Delay
Buffer
PI6C2502
Reference
Clock
Signal
CLK_OUT
Feedback
18 Output
Non-Zero
Delay
Buffer
V
相關PDF資料 |
PDF描述 |
|---|---|
| PI6C2502W | SMBus Dual High-SideSwitch Controller; Package: MSOP; No of Pins: 8; Temperature Range: 0°C to +70°C |
| PI6C2504A | Phase-Locked Loop Clock Driver with 4 Clock Outputs |
| PI6C2504AQ | Phase-Locked Loop Clock Driver with 4 Clock Outputs |
| PI6C2504Q | Phase-Locked Loop Clock Driver with 4 Clock Outputs |
| PI6C2510-133 | Low-Noise, Phase-Locked Loop Clock Driver with 10 Clock Outputs |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PI6C2502A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:Phase-Locked Loop Clock Driver |
| PI6C2502AW | 制造商:Pericom Semiconductor Corporation 功能描述:Zero Delay PLL Clock Driver Single 80MHz to 134MHz 8-Pin SOIC |
| PI6C2502AWE | 功能描述:鎖相環 - PLL 2 Output Zero Delay Clk Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PI6C2502AWEX | 功能描述:鎖相環 - PLL 2 Output Zero Delay Clk Buffer RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PI6C2502W | 制造商:Pericom Semiconductor Corporation 功能描述:25~80MHZ 1 OUTPUT ZERO-DELAY CLCK DRVR |
發布緊急采購，3分鐘左右您將得到回復。