
47
48
49
50
51
52
33
X
5
32
X
4
31
X
3
29 30
X
1
28
X
0
27
O
7
26
O
6
25
O
5
24
O
4
23
O
3
22
O
2
21
O
1
2
3
4
5
6
7
20
19
18
17
16
15
14
13
12
11
10
9
8
34
35
36
37
38
39
40
41
42
43
44
45
46
1
A Package
(52-pin PLCC)
I
11
I
12
I
10
I
13
I
14
I
15
I
16
I
17
I
9
I
8
I
7
I
6
I
5
V
CC
I
4
I
3
I
2
I
1
I
0
B
3
B
2
B
1
B
0
X
7
X
6
GND
GND
X
2
O
0
B
7
B
6
B
5
B
4
I
23
I
22
I
21
I
20
I
19
I
18
V
CC
Philips Semiconductors Programmable Logic Devices
Product specification
PLHS501/PLHS501
I
Programmable macro logic
PML
1
October 22, 1993
853–1207 11164
FEATURES
Programmable Macro Logic device
Full connectivity
TTL compatible
SNAP development system:
–
Supports third-party schematic entry
formats
–
Macro library
–
Versatile netlist format for design
portability
–
Logic, timing, and fault simulation
Delay per internal NAND function = 6.5ns
(typ)
Testable in unprogrammed state
Security fuse allows protection of
proprietary designs
STRUCTURE
NAND gate based architecture
–
72 foldback NAND terms
136 input-wide logic terms
44 additional logic terms
24 dedicated inputs (I
0
– I
23
)
8 bidirectional I/Os with individual 3-State
enable:
–
4 Active-High (B
4
– B
7
)
–
4 Active-Low (B
0
– B
3
)
16 dedicated outputs:
–
4 Active-High outputs
O
0
, O
1
with common 3-State enable
O
2
, O
3
with common 3-State enable
–
4 Active-Low outputs:
O
4
, O
5
with common 3-State enable
O
6
, O
7
with common 3-State enable
–
8 Exclusive-OR outputs:
X
0
, X
1
with common 3-State enable
X
2
, X
3
with common 3-State enable
X
4
, X
5
with common 3-State enable
X
6
, X
7
with common 3-State enable
PIN CONFIGURATION
DESCRIPTION
The PLHS501 is a high-density Bipolar
Programmable Macro Logic device. PML
incorporates a programmable NAND
structure. The NAND architecture is an
efficient method for implementing any logic
function. The SNAP software development
system provides a user friendly environment
for design entry. SNAP eliminates the need
for a detailed understanding of the PLHS501
architecture and makes it transparent to the
user. PLHS501 is also supported on the
Philips Semiconductors SNAP software
development systems.
The PLHS501 is ideal for a wide range of
microprocessor support functions, including
bus interface and control applications.
The PLHS501 is also processed to industrial
requirements for operation over an extended
temperature range of –40
°
C to +85
°
C and
supply voltage of 4.5V to 5.5V.
ARCHITECTURE
The core of the PLHS501 is a programmable
fuse array of 72 NAND gates. The output of
each gate folds back upon itself and all other
NAND gates. In this manner, full connectivity
of all logic functions is achieved in the
PLHS501. Any logic function can be created
within the core of the device without wasting
valuable I/O pins. Furthermore, a speed
advantage is acquired by implementing
multi-level logic within a fast internal core
without incurring any delays from the I/O
buffers.
PML is a trademark of Philips Semiconductors