欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: PSD9135V20JIT
廠商: 意法半導體
英文描述: 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Rail; Qty per Container: 98
中文描述: Flash在系統可編程ISP的外設的8位微控制器
文件頁數: 92/110頁
文件大小: 1737K
代理商: PSD9135V20JIT
PSD813F2, PSD833F2, PSD834F2, PSD853F2, PSD854F2
92/110
Table 58. WRITE Timing (3V devices)
Note: 1. Any input used to select an internal PSD function.
2. In multiplexed mode, latched address generated from ADIO delay to address output on any port.
3. WR has the same timing as E, LDS, UDS, WRL, and WRH signals.
4. Assuming data is stable before active WRITE signal.
5. Assuming WRITE is active before data becomes valid.
6. TWHAX2 is the address hold time for DPLD inputs that are used to generate Sector Select signals for internal PSD memory.
Table 59. Program, WRITE and Erase Times (5V devices)
Symbol
Note: 1. Programmed to all zero before erase.
2. The polling status, DQ7, is valid tQ7VQV time units before the data byte, DQ0-DQ7, is valid for reading.
Symbol
Parameter
Conditions
-12
-15
-20
Unit
Min
Max
Min
Max
Min
Max
t
LVLX
ALE or AS Pulse Width
26
26
30
t
AVLX
Address Setup Time
(Note
1
)
9
10
12
ns
t
LXAX
Address Hold Time
(Note
1
)
9
12
14
ns
t
AVWL
Address Valid to Leading
Edge of WR
(Notes
1,3
)
17
20
25
ns
t
SLWL
CS Valid to Leading Edge of WR
(Note
3
)
17
20
25
ns
t
DVWH
WR Data Setup Time
(Note
3
)
45
45
50
ns
t
WHDX
WR Data Hold Time
(Note
3
)
7
8
10
ns
t
WLWH
WR Pulse Width
(Note
3
)
46
48
53
ns
t
WHAX1
Trailing Edge of WR to Address Invalid
(Note
3
)
10
12
17
ns
t
WHAX2
Trailing Edge of WR to DPLD Address
Invalid
(Note
3,6
)
0
0
0
ns
t
WHPV
Trailing Edge of WR to Port Output
Valid Using I/O Port Data Register
(Note
3
)
33
35
40
ns
t
DVMV
Data Valid to Port Output Valid
Using Macrocell Register Preset/Clear
(Notes
3,5
)
70
70
80
ns
t
AVPV
Address Input Valid to Address
Output Delay
(Note
2
)
33
35
40
ns
t
WLMV
WR Valid to Port Output Valid Using
Macrocell Register Preset/Clear
(Notes
3,4
)
70
70
80
ns
Parameter
Min.
Typ.
Max.
Unit
Flash Program
8.5
s
Flash Bulk Erase
1
(pre-programmed)
3
30
s
Flash Bulk Erase (not pre-programmed)
5
s
t
WHQV3
Sector Erase (pre-programmed)
1
30
s
t
WHQV2
Sector Erase (not pre-programmed)
2.2
s
t
WHQV1
Byte Program
14
1200
μs
Program / Erase Cycles (per Sector)
100,000
cycles
t
WHWLO
Sector Erase Time-Out
100
μs
t
Q7VQV
DQ7 Valid to Output (DQ7-DQ0) Valid (Data Polling)
2
30
ns
相關PDF資料
PDF描述
PSD9135V20JT 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Rail; Qty per Container: 98
PSD9135V20MIT 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500
PSD9135V20MT 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500
PSD9135V70MT 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer; Package: TSSOP 8 3.0x3.0x0.95 mm; No of Pins: 8; Container: Rail; Qty per Container: 100
PSD9135V90MT 2.5V / 3.3V ECL 1:2 Differential Fanout Buffer; Package: TSSOP 8 3.0x3.0x0.95 mm; No of Pins: 8; Container: Rail; Qty per Container: 100
相關代理商/技術參數
參數描述
PSD9135V20JT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9135V20MIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9135V20MT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9135V70JIT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PSD9135V70JT 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs
主站蜘蛛池模板: 八宿县| 鹿泉市| 利川市| 鹿邑县| 八宿县| 仁怀市| 郯城县| 海盐县| 昌黎县| 新田县| 集贤县| 措勤县| 铜梁县| 若羌县| 壤塘县| 河北省| 醴陵市| 剑川县| 邯郸市| 东丽区| 勃利县| 乌拉特后旗| 双辽市| 金寨县| 都江堰市| 若羌县| 宾川县| 白玉县| 临颍县| 揭阳市| 永春县| 临西县| 自治县| 西充县| 福贡县| 梅河口市| 闽清县| 黎平县| 吕梁市| 米脂县| 上栗县|