欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: Q67000-A9284-X201-K5
廠商: SIEMENS AG
英文描述: High Performance Power Combi Controller
中文描述: 高性能功率Combi機控制器
文件頁數: 10/39頁
文件大小: 472K
代理商: Q67000-A9284-X201-K5
TDA 16888
Semiconductor Group
10
Data Sheet 1998-05-06
3
Functional Block Description
Gate Drive
Both PFC and PWM section use fast totem pole gate drives at pin 8 (PFC OUT) and
pin 10 (PWM OUT) respectively, which are designed to avoid cross conduction currents
and which are equipped with Zener diodes (Z1, Z2) in order to improve the control of the
attached power transistors as well as to protect them against undesirable gate
overvoltages. At voltages below the undervoltage lockout threshold these gate drives are
active low. In order to keep the switching losses of the involved power diodes low and to
minimize electromagnetic emissions, both gate drives are optimized for soft switching
operation. This is achieved by a novel slope control of the rising edge at each driver’s
output (see
Figure 13
).
Oscillator
The TDA 16888’s clock signals as well as the PFC voltage ramp are provided by the
internal oscillator. The oscillator’s frequency is set by an external resistor connected to
pin 16 (ROSC) and ground (see
Figure 5
). The corresponding capacitor, however, is
integrated to guarantee a low current consumption and a high resistance against
electromagnetic interferences. In order to ensure superior precision of the clock
frequency, the clock signal CLK OSC is derived from the minima and maxima of a
triangular instead of a saw-tooth signal (see
Figure 18
). Furthermore, to provide a clock
reference CLK OUT with exactly 50% duty cycle, the frequency of the oscillator’s clock
signal CLK OSC is halved by a D-latch before being fed into the PFC and PWM section
respectively.
The ramp signal of the PFC section
V
PFC RMP
is composed of a slowly falling and a
steeply rising edge, the latter of which is triggered by the rising edge of the clock
reference CLK OUT. This ramp has been reversed in contrast to the common practice,
in order to simultaneously allow for current measurement at pin 5 (GND S) and for
external compensation of OP2 by means of pin 5 (GND S) and pin 3 (PFC CC). The
slope of the falling edge, which in conjunction with the output of OP2 controls the pulse-
width-modulation of the PFC output signal
V
PFC OUT
, is derived from the current set by the
external resistor at pin 16 (ROSC). In this way a constant amplitude of the ramp signal
(ca. 4.5 V) is ensured. In contrast, the slope of the rising edge, which marks the minimum
blanking interval and therefore limits the maximum duty cycle
t
on,max
of the PFC output
signal, is determined by an internal current source.
In contrast to the PFC section the ramp signal of the PWM section is trailing edge
triggered with respect to the internal clock reference CLK OUT to avoid undesirable
electromagnetic interference of both sections. Moreover, the maximum duty cycle of the
PWM is limited by the rising edge of the clock reference CLK OUT to 50% to prevent
transformer saturation.
相關PDF資料
PDF描述
Q67001-A5214 Components for Entertainment Electronics, Satellite Sound IF
Q67003H9339 ICs for Communications
Q67006-A9171 Dynamic Differential Hall Effect Sensor IC
Q67006-A9515 Step Down Voltage-Regulator with Reset
Q67006-A9286 5-V Voltage Regulator
相關代理商/技術參數
參數描述
Q67000-A9295 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:5-A DC Motor Driver with Inhibit
Q67000-A9303 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:1-A DC Motor Driver for Servo Driver Applications
Q67000-A9310-A702 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:High Performance Power Combi Controller
Q67000-A9324 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:5-A H-Bridge for DC-Motor Applications
Q67000-A940 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:LED Driver for Light Spot Displays
主站蜘蛛池模板: 正蓝旗| 隆昌县| 苏尼特右旗| 巴东县| 石景山区| 绍兴县| 扎兰屯市| 葵青区| 无锡市| 林口县| 商洛市| 鄱阳县| 巴中市| 沧源| 丘北县| 舟山市| 苗栗县| 张家界市| 喀喇沁旗| 株洲市| 康保县| 五华县| 乐业县| 凤冈县| 玉屏| 大连市| 大田县| 宁津县| 三穗县| 宁强县| 靖边县| 新龙县| 张家口市| 太仆寺旗| 新宾| 大姚县| 南汇区| 灵丘县| 田东县| 本溪市| 石渠县|