- 您現在的位置：買賣IC網 > PDF目錄361227 > Q67037-A1163 (INFINEON TECHNOLOGIES AG) MB 26C 26#20 PIN PLUG PDF資料下載
參數資料
| 型號： | Q67037-A1163 |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | MB 26C 26#20 PIN PLUG |
| 中文描述： | 2波段電視調諧器混頻器振蕩器鎖相環不平衡中頻放大器 |
| 文件頁數： | 18/41頁 |
| 文件大小： | 687K |
| 代理商： | Q67037-A1163 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
Functional Description
3 - 18
KTS6027-2, KTS6029-2
Wireless Components
Specification, July 2001
while SCL remains HIGH. All further information transfer takes place during
SCL = LOW, and the data is forwarded to the control logic on the positive clock
edge.
The table
”
Bit Allocation
”
(
see Table 5-4 Bit Allocation Read / Write on page 31
) should be
referred to the following description. All telegrams are transmitted byte-by-byte,
followed by a ninth clock pulse, during which the control logic returns the SDA
line to LOW (acknowledge condition). The first byte is comprised of seven
address bits. These are used by the processor to select the PLL from several
peripheral components (chip select). The LSB bit (R/W) determines whether
data are written into (R/W = 0) or read from (R/W = 1) the PLL.
In the data portion of the telegram during a WRITE operation, the MSB bit of the
first or third data byte determines whether a divider ratio or control information
is to follow. In each case the second byte of the same data type has to follow
the first byte.
If the address byte indicates a READ operation, the PLL generates an acknowl-
edge and then shifts out the status byte onto the SDA line. If the processor gen-
erates an acknowledge, a further status byte is output; otherwise the data line
is released to allow the processor to generate a stop condition. The status word
consists the lock flag and the power-on flag.
Four different chip addresses can be set by appropriate DC level at pin AS (
see
Table 5-6 Address selection on page 32
).
While applying the supply voltage, a power-on reset circuit prevents the PLL
from setting the SDA line to LOW, which would block the bus. The power-on
reset flag POR is set at power-on and when V
CC
falls below 3.2 V. It will be reset
at the end of a READ operation.
相關PDF資料 |
PDF描述 |
|---|---|
| Q67040-A4206-A2 | IGBT (Low forward voltage drop High switching speed Low tail current Latch-up free Avalanche rated) |
| Q67040-A4208-A2 | IGBT (Low forward voltage drop High switching speed Low tail current Latch-up free Avalanche rated) |
| Q67040-A4221-A2 | IGBT With Antiparallel Diode (Low forward voltage drop High switching speed Low tail current Latch-up free Including fast free-wheel diode) |
| Q67040-A4222-A2 | IGBT With Antiparallel Diode (Low forward voltage drop High switching speed Low tail current Latch-up free Including fast free-wheel diode) |
| Q67040-A4225-A2 | IGBT With Antiparallel Diode (Low forward voltage drop High switching speed Low tail current Latch-up free Including fast free-wheel diode) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Q67040-A4206-A2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:IGBT (Low forward voltage drop High switching speed Low tail current Latch-up free Avalanche rated) |
| Q67040-A4208-A2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:IGBT (Low forward voltage drop High switching speed Low tail current Latch-up free Avalanche rated) |
| Q67040-A4221-A2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:IGBT With Antiparallel Diode (Low forward voltage drop High switching speed Low tail current Latch-up free Including fast free-wheel diode) |
| Q67040-A4222-A2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:IGBT With Antiparallel Diode (Low forward voltage drop High switching speed Low tail current Latch-up free Including fast free-wheel diode) |
| Q67040-A4225-A2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:IGBT With Antiparallel Diode (Low forward voltage drop High switching speed Low tail current Latch-up free Including fast free-wheel diode) |
發布緊急采購，3分鐘左右您將得到回復。