欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： Q67100-Q849
廠(chǎng)商： SIEMENS AG
英文描述： 512kx8-Bit Dynamic RAM
中文描述： 512kx8位動(dòng)態(tài)隨機(jī)存儲(chǔ)器
文件頁(yè)數(shù)： 7/53頁(yè)
文件大小： 418K
代理商： Q67100-Q849
HYB 39S64400/800/160BT(L)
64-MBit Synchronous DRAM
Data Book
7
12.99
Signal Pin Description
Pin
Type
Signal Polarity Function
CLK
Input
Pulse
Positive
Edge
The System Clock Input. All of the SDRAM inputs are
sampled on the rising edge of the clock.
CKE
Input
Level
Active
High
Activates the CLK signal when high and deactivates the
CLK signal when low, thereby initiates either the Power
Down mode, Suspend mode, or the Self Refresh mode.
CS
Input
Pulse
Active
Low
CS enables the command decoder when low and disables
the command decoder when high. When the command
decoder is disabled, new commands are ignored but
previous operations continue.
RAS
CAS
WE
Input
Pulse
Active
Low
When sampled at the positive rising edge of the clock,
CAS, RAS, and WE define the command to be executed by
the SDRAM.
A0 - A11
Input
Level
–
During a Bank Activate command cycle, A0 - A11 define
the row address (RA0 - RA11) when sampled at the rising
clock edge.
During a Read or Write command cycle, A0-An define the
column address (CA0 - CAn) when sampled at the rising
clock edge.CAn depends from the SDRAM organization:
16M
×
4 SDRAM CAn = CA9
8M
×
8 SDRAM
CAn = CA8
4M
×
16 SDRAM CAn = CA7
(Page Length = 1024 bits)
(Page Length = 512 bits)
(Page Length = 256 bits)
In addition to the column address, A10 (= AP) is used to
invoke autoprecharge operation at the end of the burst read
or write cycle. If A10 is high, autoprecharge is selected and
BA0, BA1 defines the bank to be precharged. If A10 is low,
autoprecharge is disabled.
During a Precharge command cycle, A10 (= AP) is used in
conjunction with BA0 and BA1 to control which bank(s) to
precharge. If A10 is high, all four banks will be precharged
regardless of the state of BA0 and BA1. If A10 is low, then
BA0 and BA1 are used to define which bank to precharge.
BA0, BA1 Input
Level
–
Bank Select Inputs. Selects which bank is to be active.
DQx
Input
Output
Level
–
Data Input/Output pins operate in the same manner as on
conventional DRAMs.
相關(guān)PDF資料
PDF描述
Q67100-Q750 1M x 4-Bit Dynamic RAM Low Power 1M x 4-Bit Dynamic RAM
Q67100-Q751 1M x 4-Bit Dynamic RAM Low Power 1M x 4-Bit Dynamic RAM
Q67100-Q756 1M x 4-Bit Dynamic RAM
Q67100-Q3016 4M x 36-Bit EDO-DRAM Module
Q67100-Q3017 4M x 36-Bit EDO-DRAM Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Q67100-Q850 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:512kx8-Bit Dynamic RAM
Q67100-Q851 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:512kx8-Bit Dynamic RAM
Q67100-Q942 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:1M x 36-Bit Dynamic RAM Module (2M x 18-Bit Dynamic RAM Module)
Q67100-Q954 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:2M x 36-Bit Dynamic RAM Module
Q67100-Q955 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:2M x 36-Bit Dynamic RAM Module
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 罗平县| 呼玛县| 登封市| 抚松县| 曲靖市| 永清县| 威信县| 苍山县| 潮州市| 平罗县| 新竹县| 陇川县| 常州市| 荔波县| 青浦区| 陕西省| 昔阳县| 青河县| 灵璧县| 安溪县| 安岳县| 肥东县| 巴中市| 嘉定区| 万全县| 静宁县| 平遥县| 宜宾市| 同心县| 定南县| 镇平县| 喀喇| 简阳市| 桃园县| 大兴区| 郯城县| 治县。| 云梦县| 迁安市| 宁津县| 清新县|