- 您現在的位置：買賣IC網 > PDF目錄361238 > Q67107-H5167-A703 (SIEMENS AG) DDC-PLUS-Deflection Controller PDF資料下載
參數資料
| 型號： | Q67107-H5167-A703 |
| 廠商： | SIEMENS AG |
| 英文描述： | DDC-PLUS-Deflection Controller |
| 中文描述： | DDC的加偏轉控制器 |
| 文件頁數： | 10/47頁 |
| 文件大小： | 237K |
| 代理商： | Q67107-H5167-A703 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
SDA 9361
Semiconductor Group
10
1998-02-01
2
System Description
2.1
The main input signals are HSYNC with standard or doubled horizontal frequency and
VSYNC with vertical frequencies of 50/100 Hz or 60/120 Hz.
The VSYNC is processed in a noise reduction circuit to enable synchronization by worse
transmission too.
The output signals control the horizontal as well as the vertical deflection stages and the
east/west raster correction circuit.
The H-output signal HD compensates the delays of the line output stage and its phase
can be modulated vertical frequent to remove horizontal distortions of vertical raster lines
(V-Bow, V-Angle). Time reference is the middle of the front and back edge of the line
flyback pulse. A positive HD pulse switches off the line output transistor. Maximal H-shift
is about 4.5
μ
s (for 1F
H
) or 2.25
μ
s (for 2F
H
).
Picture tubes with 4:3 or 16:9 aspect ratio can be used by adapting the raster to the
aspect ratio of the source signal.
The V-output saw-tooth signals VD- and VD+ controls a DC coupled output stage and
can be disabled. Suitable blanking signals are delivered by the IC.
The east/west output signal E/W is a vertical frequent parabola of 4th order, enabling an
additional corner correction, separately for the upper and lower part.
The pulse width modulated horizontal frequent output signal PWM is for optional use. It
can be modulated between 1 and 215 steps. The step width is 4
*
t
H
/864.
The output D/A delivers a variable DC signal for general purpose.
The picture width and picture height compensation (PW/PH Comp) processes the beam
current dependent input signal ABL with effect to the outputs E/W and VD to keep width
and height constant and independent of brightness.
The alignment parameter Horizontal Shift Compensation enables to adjust the influence
of the input signal ABL on the horizontal phase.
The selectable start up circuit controls the energy supply of the H-output stage during the
receiver's run up time by smooth decreasing the line output transistors switching
frequency down to the normal operating value (softstart). HD starts with about double the
line frequency and converges within 85 ms to its final value. The high time is kept
constant.The normal operating pulse ratio H/L is 45/55.
The protection circuit watches an EHT reference and the saw-tooth of the vertical output
stage. H-output stage is switched off if the EHT succeeds a defined threshold or if the
V-deflection fails (
refer to page 46
).
HPROT:
Input
V
i
< V2
Continuous blanking
V
i
> V1
HD disabled
V2
≤
V
i
< V1
Operating range
Functional Description
相關PDF資料 |
PDF描述 |
|---|---|
| Q67120-C1056SAB-C501G-1EP | IC-8-BIT CPU |
| Q67120-C508 | IC-SM-8-BIT CPU 12-MHZ |
| Q67121C2168A1 | IC-SM-16 BIT CPU |
| Q67121C452 | IC-SM-8-BIT CPU-12MHZ |
| Q67126-C2088 | RF inductor, ceramic core, 2% tol, SMT, RoHS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Q67120-C0508 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| Q67120-C0509 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| Q67120-C0510 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| Q67120-C0562 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
| Q67120-C0581 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Single-Chip Microcontroller |
發布緊急采購，3分鐘左右您將得到回復。