欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: Q67126-C2088
英文描述: RF inductor, ceramic core, 2% tol, SMT, RoHS
中文描述: 集成電路釤CAN控制器
文件頁數: 70/121頁
文件大小: 1000K
代理商: Q67126-C2088
Semiconductor Group
6-36
On-Chip Peripheral Components
C501
6.3.4 Details about Mode 0
Serial data enters and exists through RxD. TxD outputs the shift clock. 8 data bits are transmitted/
received: (LSB first). The baud rate is fixed at
f
OSC
/12.
Figure 6-19
shows a simplyfied functional diagram of the serial port in mode 0. The associated
timing is illustrated in
figure 6-20
.
Transmission is initiated by any instruction that uses SBUF as a destination register. The “Write to
SBUF” signal at S6P2 also loads a 1 into the 9th position of the transmit shift register and tells the
TX control block to commence a transmission. The internal timing is such that one full machine
cycle will elapse between “Write to SBUF”, and activation of SEND.
SEND enables the output of the shift register to the alternate output function line of P3.0, and also
enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK is low during
S3, S4, and S5 of every machine cycle, and high during S6, S1 and S2. At S6P2 of every machine
cycle in which SEND is active, the contents of the transmit shift register are shifted to the right one
position.
As data bits shift out to the right, zeroes come in from the left. When the MSB of the data byte is at
the output position of the shift register, then the 1 that was initialy loaded into the 9th position, is just
to the left of the MSB, and all positions to the left of that contain zeroes. This condition flags the TX
control block to do one last shift and then deactivate SEND and set TI. Both of these actions occur
at S1P1 of the 10th machine cycle after “Write to SBUF”.
Reception is initiated by the condition REN = 1 and R1 = 0. At S6P2 of the next machine cycle, the
RX control unit writes the bits 1111 1110 to the receive shift register, and in the next clock phase
activates RECEIVE.
RECEIVE enables SHIFT CLOCK to the alternate output function line of P3.1. SHIFT CLOCK
makes transitions at S3P1 and S6P1 of every machine cycle. At S6P2 of every machine cycle in
which RECEIVE is active, the contents of the receive shift register are shifted to the left one position.
The value that comes in from the right is the value that was sampled at the P3.0 pin at S5P2 of the
same machine cycle.
As data bit comes in from the right, 1s shift out to the left. When the 0 that was initially loaded into
the rightmost position arrives at the leftmost position in the shift register, it flags the RX control block
to do one last shift and load SBUF. At S1P1 of the 10th machine cycle after the write to SCON that
cleared RI, RECEIVE is cleared and RI is set.
相關PDF資料
PDF描述
Q67127-C2036SAB-C161R1-L16M IC-SM-16 BIT CPU
Q67120-C2200 16-Bit Single-Chip Microcontroller Bare Die Delivery
Q67120-C1054 High Speed CMOS Logic Triple 3-Input NOR Gates 14-SOIC -55 to 125
Q67120-C1056 High Speed CMOS Logic Triple 3-Input NOR Gates 14-SOIC -55 to 125
Q67120-C2002 High Speed CMOS Logic Octal D-Type Flip-Flops with Reset 20-SOIC -55 to 125
相關代理商/技術參數
參數描述
Q67127-C1009 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
Q67127-C1014 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
Q67127-C1030 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
Q67127-C1031 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
Q67127-C1032 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:8-Bit CMOS Microcontroller
主站蜘蛛池模板: 准格尔旗| 小金县| 邢台市| 内黄县| 龙口市| 陆丰市| 雷波县| 枣强县| 河曲县| 克什克腾旗| 侯马市| 龙口市| 邹城市| 泰来县| 含山县| 那曲县| 岳池县| 尼勒克县| 申扎县| 景东| 南京市| 伊宁市| 松滋市| 金坛市| 辽宁省| 蒙阴县| 吉林省| 遂宁市| 遂平县| 电白县| 兴山县| 旬邑县| 射阳县| 阿坝县| 大安市| 治县。| 儋州市| 四平市| 宣城市| 永寿县| 双流县|