欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: QL5064-66BPB456I
英文描述: BUS CONTROLLER
中文描述: 總線控制器
文件頁數: 1/37頁
文件大小: 806K
代理商: QL5064-66BPB456I
QL5064 QuickPCI Data Sheet Rev D
1
QL5064 QuickPCI Data Sheet
66 MHz/64-bit PCI Master/Target with Embedded Programmable
Logic and dual Port SRAM
1.0 Device Highlights
High Performance PCI Controller
64-bit / 66 MHz Master/Target PCI
Controller (automatically backwards
compatible to 33 MHz or/and 32-bits)
75 MHz PCI Interface supported for
embedded systems
PCI Specification v2.2 compliance
Programmable back-end interface with three
64-bit busses/100 MHz
Provides full 533 MB/s PCI data transfer
rates (600 MB/s at 75 MHz)
Advanced PCI Features
DMA Chaining mode for queued DMA
transactions
Four-channel DMA mastering, plus a SPCI
(Single PCI Access) mode
Unlimited bursts supported in Master and
Target mode
Two Master Write FIFOs and two Master
Read FIFOs, each 64-deep and 64 bits wide
Target Read and Write FIFOs for pre-fetched
reads and multipleposted writes
Programmable interrupt controller
I2O compliant under microprocessor control
16 Mailbox registers for message passing and
semaphores
Extended configuration space allowing
Messaged Interrupts,
power management, and future PCI
enhancement support
Extremely Flexible and Configurable
Supports processor-less systems, as well as 0
wait-state burst connections to all known
8/16/32/64 bit processors
Includes non-volatile on-chip configuration
data for total customization
Independent PCI bus (66 MHz) and local bus
(100 MHz) clocks
All local interface, control, and glue-logic can
be implemented on chip
“PCI friendly” pinout simplifies board layout,
supports 4-layer PCI boards
Advanced Master DMA Features
Programmable DMA Channel Arbitration
Scheme
SPCI (Single PCI Access) mode may initiate
any PCI Master command
DMA controller configurable via PCI or
back-end
DMA Chaining mode allows a linked list of
DMA transfers to occur without user
intervention
High Performance PCI Target
Write posting FIFO increases performance
with queued transactions
(up to 16 queued writes)
Any BAR can be defined as pre-fetchable
Six base address registers supported,
configurable as memory or IO
Unique “Target Blast Mode” enables high-
performance and very low overhead
streaming data to/from PCI
相關PDF資料
PDF描述
QL5064-66BPB484C BUS CONTROLLER
QL5064-66BPB484I BUS CONTROLLER
QL5064-75CPB456C BUS CONTROLLER
QL5064-75CPB456I BUS CONTROLLER
QL5064-75CPB484C BUS CONTROLLER
相關代理商/技術參數
參數描述
QL5064-66BPS484C-5725 制造商:QuickLogic Corporation 功能描述:
QL5064-75CPS484C-5616 制造商:QuickLogic Corporation 功能描述:
QL5064-75CPS484I-5612 制造商:QuickLogic Corporation 功能描述:
QL50N 制造商:Tohnichi Mtg. 功能描述:
QL5130-33AFP144I 制造商:QuickLogic Corporation 功能描述:
主站蜘蛛池模板: 和静县| 竹山县| 庆阳市| 神木县| 西峡县| 瓮安县| 黄梅县| 广德县| 集安市| 高邑县| 渝北区| 尉氏县| 临夏市| 荣成市| 醴陵市| 天全县| 高邮市| 白玉县| 讷河市| 大新县| 万宁市| 临邑县| 镇赉县| 白城市| 雷州市| 都昌县| 绥化市| 庆安县| 大邑县| 棋牌| 泗洪县| 苍梧县| 青河县| 洛浦县| 阳城县| 汾西县| 白水县| 普安县| 万年县| 抚顺县| 贺兰县|