- 您現在的位置：買賣IC網 > PDF目錄192295 > S29CL016J0JQFI100 (SPANSION LLC) 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 PDF資料下載
參數資料
| 型號： | S29CL016J0JQFI100 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
| 封裝： | LEAD FREE, PLASTIC, MO-108CB-1, QFP-80 |
| 文件頁數： | 30/78頁 |
| 文件大小： | 1825K |
| 代理商： | S29CL016J0JQFI100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
34
S29CD-J & S29CL-J Flash Family
S29CD-J_CL-J_00_B1 September27,2006
Prel imi n ary
8.8.1
DQ7: Data# Polling
The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase
algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is
valid after the rising edge of the final WE# pulse in the command sequence. Note that Data#
Polling returns invalid data for the address being programmed or erased.
During the Embedded Program algorithm, the device outputs on DQ7 the complement of the
datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend.
When the Embedded Program algorithm is complete, the device outputs the datum programmed
to DQ7. The system must provide the program address to read valid status information on DQ7.
If a program address falls within a protected sector, Data# polling on DQ7 is active for approxi-
mately 1 s, then that bank returns to the read mode without programming the sector. If an
erase address falls within a protected sector, Toggle BIT (DQ6) is active for 150 s, then the device
returns to the read mode without erasing the sector. Please note that Data# polling (DQ7) may
give misleading status when an attempt is made to program or erase a protected sector.
During the Embedded Erase Algorithm, Data# polling produces a "0" on DQ7. When the Embed-
ded Erase algorithm is complete Data# Polling produces a "1" on DQ7. The system must provide
an address within any of the sectors selected for erasure to read valid status information on DQ7.
In asynchronous mode, just prior to the completion of an Embedded Program or Erase operation,
DQ7 may change asynchronously with DQ6-DQ0 while Output Enable (OE#) is asserted low. That
is, the device may change from providing status information to valid data on DQ7. Depending
on when the system samples the DQ7 output, it may read the status or valid data. Even if the
device has completed the program or erase operation and DQ7 has valid data, the data outputs
on DQ6-DQ0 may be still invalid. Valid data on DQ7-D00 appears on successive read cycles.
See the following for more information: Table 8.9, Write Operation Status on page 40 shows the
outputs for Data# Polling on DQ7. Figure 8.7, Data# Polling Algorithm, on page 35 shows the
Data# Polling timing diagram.
相關PDF資料 |
PDF描述 |
|---|---|
| S29CL016J0MFAI113 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J0PQFI102 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
| S29CL016J0MFAM100 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J0PFFM102 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J1JFFM112 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S29CL016J0JQFM030 | 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 16MBIT 512KX32 54NS 80PQFP - Trays |
| S29CL016J0JQFM030P | 制造商:Spansion 功能描述:AUTO 3.3V 512KX32 FLASH - Trays |
| S29CL016J0JQFM030U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0JQFM03U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0MQFM030 | 制造商:Spansion 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。