- 您現在的位置：買賣IC網 > PDF目錄192295 > S29CL016J0JQFI100 (SPANSION LLC) 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 PDF資料下載
參數資料
| 型號： | S29CL016J0JQFI100 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
| 封裝： | LEAD FREE, PLASTIC, MO-108CB-1, QFP-80 |
| 文件頁數： | 47/78頁 |
| 文件大小： | 1825K |
| 代理商： | S29CL016J0JQFI100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
September 27, 2006 S29CD-J_CL-J_00_B1
S29CD-J & S29CL-J Flash Family
49
Pr el im i n a r y
Caution: Entering standby mode via the RESET# pin also resets the device to read mode and
floats the data I/O pins. Furthermore, entering ICC7 during a program or erase operation leaves
erroneous data in the address locations being operated on at the time of the RESET# pulse.
These locations require updating after the device resumes standard operations. See Hardware
RESET# Input Operation for further discussion of the RESET# pin and its functions.
12.2 Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The automatic sleep
mode is independent of the CE#, WE# and OE# control signals. While in sleep mode, output data
is latched and always available to the system.
While in asynchronous mode, the device automatically enables this mode when addresses re-
main stable for tACC + 60 ns. Standard address access timings provide new data when addresses
are changed. While in synchronous mode, the device automatically enables this mode when ei-
ther the first active CLK level is greater than tACC or the CLK runs slower than 5 MHz. A new burst
operation is required to provide new data.
12.3
Hardware RESET# Input Operation
The RESET# input provides a hardware method of resetting the device to reading array data.
When RESET# is driven low, the device immediately terminates any operation in progress,
tristates all outputs, resets the configuration register, and ignores all read/write commands for
the duration of the RESET# pulse. The device also resets the internal state machine to reading
array data. Any operation that was interrupted should be reinitiated once the device is ready to
accept another command sequence, in order to ensure data integrity.
When RESET# is held at VSS ±0.2 V, the device draws CMOS standby current (ICC4). If RESET#
is held at VIL but not within VSS ±0.2 V, the standby current is greater.
RESET# may be tied to the system reset circuitry, thus a system reset would also reset the Flash
memory, enabling the system to read the boot-up firmware from the Flash memory.
If RESET# is asserted during a program or erase operation, the RY/BY# pin remains low until
the reset operation is internally complete. This action requires between 1 s and 7 s for either
Chip Erase or Sector Erase. The RY/BY# pin can be used to determine whether the reset opera-
tion is complete. Otherwise, allow for the maximum reset time of 11 s.
If RESET# is asserted when a program or erase operation is not executing (RY/BY# = 1), the
reset operation completes within 500 ns. The Simultaneous Read/Write feature of this device al-
lows the user to read a bank after 500 ns if the bank is in the read/reset mode at the time
RESET# is asserted. If one of the banks is in the middle of either a program or erase operation
when RESET# is asserted, the user must wait 11 s before accessing that bank.
Asserting RESET# active during Vcc and VIO power up is required to guarantee proper device
initialization until VCC and VIO have reached steady state voltages.
12.4 Output Disable (OE#)
When the OE# input is at VIH, output from the device is disabled. The outputs are placed in the
high impedance state.
相關PDF資料 |
PDF描述 |
|---|---|
| S29CL016J0MFAI113 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J0PQFI102 | 512K X 32 FLASH 3.3V PROM, 54 ns, PQFP80 |
| S29CL016J0MFAM100 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J0PFFM102 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
| S29CL016J1JFFM112 | 512K X 32 FLASH 3.3V PROM, 54 ns, PBGA80 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S29CL016J0JQFM030 | 制造商:Spansion 功能描述:FLASH PARALLEL 3.3V 16MBIT 512KX32 54NS 80PQFP - Trays |
| S29CL016J0JQFM030P | 制造商:Spansion 功能描述:AUTO 3.3V 512KX32 FLASH - Trays |
| S29CL016J0JQFM030U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0JQFM03U | 制造商:Spansion 功能描述:32M (4MX8/2MX16) 3V REG, MIRRORBIT, TOP, FBGA48, IND - Trays |
| S29CL016J0MQFM030 | 制造商:Spansion 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。