- 您現(xiàn)在的位置：買賣IC網 > PDF目錄374665 > S3067 (Applied Micro Circuits Corp.) Multirate SONET/SDH/ATM Transceiver with FEC(帶正向糾錯功能的多速率SONET/SDH/ATM收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | S3067 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Multirate SONET/SDH/ATM Transceiver with FEC(帶正向糾錯功能的多速率SONET/SDH/ATM收發(fā)器) |
| 中文描述： | 多速率的SONET / SDH / ATM的收發(fā)器與前向糾錯（帶正向糾錯功能的多速率的SONET / SDH / ATM的收發(fā)器） |
| 文件頁數(shù)： | 1/27頁 |
| 文件大小： | 246K |
| 代理商： | S3067 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
1
S3067
S3067
MULTIRATE (OC-48/24/12/3/GBE) SONET/SDH/ATM TRANSCEIVER WITH FEC
October 26, 2000 / Revision A
DEVICE
SPECIFICATION
FEATURES
SiGe BiCMOS technology
Complies with Bellcore and ITU-T
specifications
On-chip high-frequency PLL for clock
generation
Supports OC-48 (with FEC),
OC-24 (with FEC),
OC-12 (with FEC),
OC-3 (with FEC)
FEC capability of up to 8 bytes per
255-byte block
Reference frequency of 155.52 to 178 MHz
Interface to LVPECL and TTL logic
16 Bit single-ended LVPECL data path
Compact 156 TBGA package
Diagnostic loopback mode
Supports line timing
Lock Detect
Signal detect input
Low jitter LVPECL interface
Internal FIFO to decouple transmit clocks
Single 3.3 V supply
Typical power 1.5 W
APPLICATIONS
Wavelength Division Multiplexing equipment
SONET/SDH-based transmission systems
SONET/SDH modules
SONET/SDH test equipment
Figure 1. System Block Diagram
ATM over SONET/SDH
Section repeaters
Add Drop Multiplexers (ADM)
Broad-band cross-connects
Fiber optic terminators
Fiber optic test equipment
GENERAL DESCRIPTION
The S3067 SONET/SDH transceiver chip is a fully
integrated multirate serialization/deserialization
SONET OC-48, OC-24, OC-12 and OC-3 interface
device. The chip performs all necessary serial-to-
parallel and parallel-to-serial functions in
conformance with SONET/SDH transmission and
Forward Error Correction (FEC) standards. The de-
vice is suitable for SONET-based WDM applications.
Figure 1 shows a typical network application.
On-chip clock synthesis is performed by the high-
frequency phase-locked loop on the S3067
transceiver chip allowing the use of a slower external
transmit clock reference. The chip can be used with a
155.52 to 178 MHz reference clock, in support of
existing system clocking schemes.
The low jitter LVPECL interface guarantees compliance
with the bit-error rate requirements of the Bellcore
and ITU-T standards. The S3067 is packaged in a 156
TBGA, offering designers a small package outline.
The S3067 supports FEC designs with internal divid-
ers or external clocking modes.
S3076
Clock
Recovery
Unit
S3062
Receive
S3062
Transmit
FEC Added
S3067
Transmit
Serialization
S3067
Receive
Deserialization
S3076
Clock
Recovery
Unit
S3062
Receive
FEC Data
Stripped Off
S3062
Transmit
S3067
Transmit
Serialization
S3067
Receive
Deserialization
2.488 Gbps
X
2.488
Gbps
X
155 Mbps
X
2.67 Gbps
X + Y
167 Mbps
X + Y
167 Mbps
X + Y
155 Mbps
X
X + Y
2.67 Gbps
2.488 Gbps
X
PERFORMANCE MONITOR
PERFORMANCE MONITOR
X = Data
Y = FEC Data
E/O
O/E
OPTICAL FIBER
相關PDF資料 |
PDF描述 |
|---|---|
| S3076 | Multi-Rate SONET/SDH Clock Recovery Unit(多速率SONET/SDH時鐘恢復單元) |
| S3083 | SONET/SDH/ATM OC-48 16：1 Transmitter(帶片上高頻鎖相環(huán)的SONET/SDH 16選1傳送器) |
| S3528WH-EA | 3528 Size Flash White Color SMD Type LED |
| S3A_1 | 3.0 AMPS. Surface Mount Rectifiers |
| S3A | 3.0 AMPS. Surface Mount Rectifiers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| S3067TB-156TBGA20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC |
| S3067TB20 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MULTIRATE (OC-48/24/12/3/GBE/FC) SONET/SDH/ATM TRANSCEIVER w/ FEC |
| S30680 | 制造商:Microsemi Corporation 功能描述:800V 70A 2PIN DO-203AB - Bulk |
| S306AB | 制造商:Cinch Connectors 功能描述:Conn Wire to Board SKT 6 POS Solder Lug ST Panel Mount |
| S-306-AB | 功能描述:Jones 插頭和插槽 6C PNL MNT SOCKET RoHS:否 制造商:Molex 產品類型:Socket Connectors 系列:Beau 位置/觸點數(shù)量:8 電壓額定值:250 V 電流額定值:10 A 外殼材料:Thermoplastic 觸點材料:Phosphor Bronze 觸點電鍍:Tin-Lead |
發(fā)布緊急采購，3分鐘左右您將得到回復。