- 您現在的位置：買賣IC網 > PDF目錄98112 > SN74GTLP22034DGVR (TEXAS INSTRUMENTS INC) GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO48 PDF資料下載
參數資料
| 型號： | SN74GTLP22034DGVR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發器 |
| 英文描述： | GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO48 |
| 封裝： | TVSOP-48 |
| 文件頁數： | 1/23頁 |
| 文件大小： | 602K |
| 代理商： | SN74GTLP22034DGVR |
SN74GTLP22034
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER
WITH SPLIT LVTTL PORT AND FEEDBACK PATH
SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Member of the Texas Instruments
Widebus
Family
D TI-OPC Circuitry Limits Ringing on
Unevenly Loaded Backplanes
D OEC Circuitry Improves Signal Integrity
and Reduces Electromagnetic Interference
D Bidirectional Interface Between GTLP
Signal Levels and LVTTL Logic Levels
D Split LVTTL Port Provides a Feedback Path
for Control and Diagnostics Monitoring
D AO Outputs Have Equivalent 26- Series
Resistors, So No External Resistors Are
Required
D LVTTL Interfaces Are 5-V Tolerant
D High-Drive GTLP Open-Drain Outputs
(100 mA)
D LVTTL Outputs (–12 mA/12 mA)
D Variable Edge-Rate Control (ERC) Input
Selects GTLP Rise and Fall Times for
Optimal Data-Transfer Rate and Signal
Integrity in Distributed Loads
D Ioff, Power-Up 3-State, and BIAS VCC
Support Live Insertion
D Distributed VCC and GND Pins Minimize
High-Speed Switching Noise
D Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
description
The SN74GTLP22034 is a high-drive, 8-bit, three-wire registered transceiver that provides true LVTTL-to-GTLP
and GTLP-to-LVTTL signal-level translation. The device allows for transparent, latched, and flip-flop modes of
data transfer with separate LVTTL input and LVTTL output pins, which provides a feedback path for control and
diagnostics monitoring, the same functionality as the SN74FB2033, but with true logic. The device provides a
high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal
levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result
of GTLP’s reduced output swing (
<1 V), reduced input threshold levels, improved differential input, OEC
circuitry, and TI-OPC
circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have
been designed and tested using several backplane models. The high drive allows incident-wave switching in
heavily loaded backplanes with equivalent load impedance down to 11
.
The AO outputs, which are designed to sink up to 12 mA, include equivalent 26-
resistors to reduce overshoot
and undershoot.
Copyright
2001, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
OEC, TI-OPC, and Widebus are trademarks of Texas Instruments.
DGG OR DGV PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
IMODE1
AI1
AO1
GND
AI2
AO2
VCC
AI3
AO3
GND
AI4
AO4
AO5
AI5
GND
AO6
AI6
VCC
AO7
AI7
GND
AO8
AI8
OMODE0
IMODE0
BIAS VCC
B1
GND
OEAB
B2
ERC
OEAB
B3
GND
CLKAB/LEAB
B4
B5
CLKBA/LEBA
GND
B6
OEBA
VCC
B7
LOOPBACK
GND
B8
VREF
OMODE1
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
相關PDF資料 |
PDF描述 |
|---|---|
| SN74GTLP817DGV | GTLP SERIES, 6-BIT DRIVER, INVERTED OUTPUT, PDSO24 |
| SN74GTLP817DWR | GTLP SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO24 |
| SN74GTLP817DGVR | GTLP SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO24 |
| SN74GTLP817PWRG4 | GTLP SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO24 |
| SN74GTLP817PWG4 | GTLP SERIES, 1-BIT DRIVER, INVERTED OUTPUT, PDSO24 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| SN74GTLP22034GQLR | 功能描述:總線收發器 8bit LVTTL-GTLP RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| SN74GTLP22034ZQLR | 功能描述:轉換 - 電壓電平 8B LVTTL GTLP Adj Edge Rate RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SN74GTLP817DGVR | 功能描述:轉換 - 電壓電平 1 to 6 GTLP-LVTTL RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SN74GTLP817DGVRE4 | 功能描述:轉換 - 電壓電平 Octal Buffer/Driver With 3-State Outputs RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MLF-8 |
| SN74GTLP817DGVRG4 | 功能描述:特定功能邏輯 GTLP to LVTTL 1 to 6 Fanout Driver RoHS:否 制造商:Texas Instruments 產品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
發布緊急采購，3分鐘左右您將得到回復。