- 您現在的位置：買賣IC網 > PDF目錄361343 > T4312816B-7S (TM Technology, Inc.) 8M x 16 SDRAM 2M x 16bit x 4Banks Synchronous DRAM PDF資料下載
參數資料
| 型號： | T4312816B-7S |
| 廠商： | TM Technology, Inc. |
| 英文描述： | 8M x 16 SDRAM 2M x 16bit x 4Banks Synchronous DRAM |
| 中文描述： | 8米× 16 SDRAM的2米x 16Bit的X 4Banks同步DRAM |
| 文件頁數： | 1/70頁 |
| 文件大小： | 688K |
| 代理商： | T4312816B-7S |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
TE
CH
tm
SDRAM
FEATURES
Fast access time from clock: 5/5.4 ns
Fast clock rate: 166/143 MHz
Fully synchronous operation
Internal pipelined architecture
2M word x 16-bit x 4-bank
Programmable Mode registers
- CAS# Latency: 2, or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: interleaved or linear burst
- Burst stop function
Auto Refresh and Self Refresh
4096 refresh cycles/64ms
CKE power down mode
Single +3.3V power supply
Interface: LVTTL
54-pin 400 mil plastic TSOP II package
Lead-free package is available
ORDERING INFORMATION
Key Specifications
T4312816B
t
CK3
Clock Cycle time(min.)
t
AC3
Access time from CLK(max.)
t
RAS
Row Active time(min.)
t
RC
Row Cycle time(min.)
T4312816B
TM Technology Inc. reserves the right
P. 1
to change products or specifications without notice.
Publication Date: FEB. 2007
Revision: A
8M x 16 SDRAM
2M x 16bit x 4Banks Synchronous DRAM
- 6/7
6/7 ns
5/5.4 ns
42/42 ns
60/63 ns
Ordering Information
Part Number
T4312816B –6S
T4312816B –6SG
T4312816B –7S
T4312816B –7SG
“G” indicates Lead-free
Frequency
166MHz
166MHz
143MHz
143MHz
Package
TSOP II
TSOP II
TSOP II
TSOP II
GRNERAL DESCRIPTION
The T4312816B SDRAM is a high-speed CMOS
synchronous DRAM containing 128 Mbits. It is internally
configured as 4 Banks of 2M word x 16 DRAM with a
synchronous interface (all signals are registered on the
positive edge of the clock signal, CLK). Read and write
accesses to the SDRAM are burst oriented; accesses start at
a selected location and continue for a programmed number
of locations in a programmed sequence. Accesses begin
with the registration of a BankActivate command which is
then followed by a Read or Write command.
The T4312816B provides for programmable Read or
Write burst lengths of 1, 2, 4, 8, or full page, with a burst
termination option. An auto precharge function may be
enabled to provide a self-timed row precharge that is
initiated at the end of the burst sequence. The refresh
functions, either Auto or Self Refresh are easy to use.
By having a programmable mode register, the system
can choose the most suitable modes to maximize its
performance. These devices are well suited for applications
requiring high memory bandwidth and particularly well
suited to high performance PC applications
.
PIN ARRANGEMENT (
Top View)
VDD
DQ0
VDDQ
DQ1
DQ2
VSSQ
DQ3
DQ4
VDDQ
DQ5
DQ6
VSSQ
DQ7
VDD
DQML
/WE
/CAS
/RAS
/CS
BA0
BA1
A10(AP)
A0
A1
A2
A3
VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
VSS
DQ15
VSSQ
DQ14
DQ13
VDDQ
DQ12
DQ11
VSSQ
DQ10
DQ9
VDDQ
DQ8
VSS
NC
DQMU
CLK
CKE
NC
A11
A9
A8
A7
A6
A5
A4
VSS
相關PDF資料 |
PDF描述 |
|---|---|
| T4312816B-7SG | 8M x 16 SDRAM 2M x 16bit x 4Banks Synchronous DRAM |
| T431616A | 1M x 16 SDRAM |
| T431616A-7C | 1M x 16 SDRAM |
| T431616A-7CI | 1M x 16 SDRAM |
| T431616A-7S | 1M x 16 SDRAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| T4312816B-7SG | 制造商:TMT 制造商全稱:TMT 功能描述:8M x 16 SDRAM 2M x 16bit x 4Banks Synchronous DRAM |
| T4314 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIANGULAR TYPE |
| T431616A | 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM |
| T431616A-7C | 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM |
| T431616A-7CI | 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM |
發布緊急采購，3分鐘左右您將得到回復。