- 您現在的位置：買賣IC網 > PDF目錄98217 > THS1031IPW (TEXAS INSTRUMENTS INC) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 PDF資料下載
參數資料
| 型號： | THS1031IPW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | GREEN, PLASTIC, TSSOP-28 |
| 文件頁數： | 17/41頁 |
| 文件大小： | 728K |
| 代理商： | THS1031IPW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁
THS1031
3-V TO 5.5-V, 10-BIT, 30 MSPS
CMOS ANALOG-TO-DIGITAL CONVERTER
SLAS242E – NOVEMBER 1999 – REVISED MARCH 2002
24
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
operating configuration examples (continued)
Figure 27 shows an example of top/bottom mode operation on an input span of 800 mV with mid-scale value
1.5 V. Pin REFTS is set to 2.5 V and pin REFBS to 0.5 V, making their average value equal to the mid-scale
value of AIN and giving the maximum specified difference of 2 V between REFTS and REFBS to maximize the
full-scale range of the ADC core for best resolution. The PGA gain then has to be set to 2.5, to amplify the
800 mVPP input signal to 2 VPP at the ADC core input.
AIN
REFTS
REFBS
REFTF
REFBF
MODE
AVDD
1.9 V
1.1 V
0.1
F
10
F
0.1
F
0.1
F
1.5 V
DC SOURCE = 2.5 V
DC SOURCE = 0.5 V
REFSENSE
Figure 27. Top/Bottom Mode, PGA Gain 2.5
clamp operation
10-Bit
DAC
_
+
CLAMPIN
CLAMP
AIN
RIN
CIN
V(Clamp)
Control Register (Bit CLINT)
S/H
VIN
SW1
Figure 28. Schematic of Clamp Circuitry
The THS1031 provides a clamp function for restoring a dc reference level to the signal at AIN which has been
lost through ac-coupling from the signal source to this pin.
Figure 29 shows an example of using the clamp to restore the black level of a composite video input ac coupled
to AIN. While the clamp pin is held high, the clamp amplifier forces the voltage at AIN to equal the clamp
reference voltage, setting the dc voltage at AIN for the video black level.
After power up, the clamp reference voltage is the voltage on the CLAMPIN pin. This reference can instead be
taken from the internal CLAMP DAC by suitably programming the THS1031 clamp and control registers.
Clamp acquisition and clamp droop design calculations are discussed later.
相關PDF資料 |
PDF描述 |
|---|---|
| THS1031IPWG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1031IPWR | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1031CPWRG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1031IDW | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1031CPW | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| THS1031IPWG4 | 功能描述:模數轉換器 - ADC 10B 30 MSPS ADC Sgl Ch. Integ. Pgmable RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1031IPWR | 功能描述:模數轉換器 - ADC 10-Bit 30 MSPS 1-Ch RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1031IPWRG4 | 功能描述:模數轉換器 - ADC 10-Bit 30 MSPS 1-Ch RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1031SOIC | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V . 5.5 V, 10-BIT, 30 MSPS CMOS ANALOG-TO-DIGITAL CONVERTER |
| THS1031TSSOP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V . 5.5 V, 10-BIT, 30 MSPS CMOS ANALOG-TO-DIGITAL CONVERTER |
發布緊急采購，3分鐘左右您將得到回復。