- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98217 > THS1031IPW (TEXAS INSTRUMENTS INC) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 PDF資料下載
參數(shù)資料
| 型號(hào)： | THS1031IPW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封裝： | GREEN, PLASTIC, TSSOP-28 |
| 文件頁(yè)數(shù)： | 5/41頁(yè) |
| 文件大小： | 728K |
| 代理商： | THS1031IPW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)
THS1031
3-V TO 5.5-V, 10-BIT, 30 MSPS
CMOS ANALOG-TO-DIGITAL CONVERTER
SLAS242E – NOVEMBER 1999 – REVISED MARCH 2002
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
The analog input AIN is sampled in the sample-and-hold unit, the output of which goes to a programmable gain
amplifier (PGA). The PGA feeds the ADC core, where the process of analog to digital conversion is performed
against ADC reference voltages, REFTF and REFBF.
Connecting the MODE pin to one of three voltages, AGND, AVDD or AVDD/2 sets up operating configurations.
The three settings open or close internal switches to select one of the three basic methods of ADC reference
generation.
Depending on the user’s choice of operating configuration, the ADC reference voltages may come from the
internal reference buffer (IRB) or may be fed from completely external sources. Where the reference buffer is
employed, the user can choose to drive it from the onboard reference generator (ORG), or may use an external
voltage source. A specific configuration is selected by connections to the REFSENSE, VREF, REFTS and
REFBS, and REFTF and REFBF pins, along with any external voltage sources selected by the user.
The THS1031 offers a clamp function for dc restoration of ac-coupled signals. The clamp voltage may be set
digitally via the 10-bit clamp DAC or by the analog level applied to the CLAMPIN input.
The ADC core drives out through output buffers to the I/O pins I/O0 to I/O9. The output buffers can be disabled
by the OE pin. Control input data on I/O0 to I/O9 can then be written, by pulses on WR, to the control registers.
These registers control clamp operation, output format (unsigned binary or twos complement), the PGA gain
setting and the device power down function.
A single-ended, sample-rate clock (30 MHz maximum) is required at pin CLK. The analog input signal is
sampled on the rising edge of CLK, and corresponding data is output after the following third rising edge.
The user-chosen operating configuration and reference voltages determine what input signal voltage range the
THS1031 can handle.
The following sections explain:
D The internal signal flow of the device, and how the input signal span is related to the ADC reference voltages;
D The ways in which the ADC reference voltages can be buffered internally, or externally applied;
D How to set the onboard reference generator output, if required, and several examples of complete
configurations.
D Subsequent sections explain the clamp function and digital controls, followed by more detailed application
information.
signal processing chain (sample and hold, PGA, ADC)
Figure 11 shows the signal flow through the sample and hold unit and the PGA to the ADC core.
Sample
and
Hold
1
–1/2
ADC
Core
VP+
VP–
PGA
VQ+
VQ–
REFTF
REFBF
AIN
REFTS
REFBS
Figure 11. Analog Input Signal Flow
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS1031IPWG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1031IPWR | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1031CPWRG4 | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1031IDW | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| THS1031CPW | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS1031IPWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10B 30 MSPS ADC Sgl Ch. Integ. Pgmable RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1031IPWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 30 MSPS 1-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1031IPWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 30 MSPS 1-Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS1031SOIC | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V . 5.5 V, 10-BIT, 30 MSPS CMOS ANALOG-TO-DIGITAL CONVERTER |
| THS1031TSSOP | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V . 5.5 V, 10-BIT, 30 MSPS CMOS ANALOG-TO-DIGITAL CONVERTER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。