- 您現在的位置：買賣IC網 > PDF目錄98234 > TLC1514IPWLE (TEXAS INSTRUMENTS INC) 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 PDF資料下載
參數資料
| 型號： | TLC1514IPWLE |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| 封裝： | TSSOP-16 |
| 文件頁數： | 6/47頁 |
| 文件大小： | 789K |
| 代理商： | TLC1514IPWLE |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
TLC1514, TLC1518
5-V, 10-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
SLAS252 – DECEMBER 1999
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
conversion cycles (continued)
CS
CSTART
SDI
INT
EOC
SDO
Hi-Z
Select/Read
Cycle
Select/Read
Cycle
tsample
tconvert
Previous Conversion
Result
Previous Conversion
Result
FS
Hi-Z
This is one of the single shot commands. Conversion starts on next rising edge of CSTART.
Figure 9. Mode 00 Single Shot/Extended Sampling (FS signal used, FS pin connected to TMS320 DSP)
CS used as FS input
When interfacing with the TMS320 DSP using conversion mode 00, the FSR signal from the DSP may be
connected to the CS input if this is the only device on the serial port. This will save one output pin from the DSP.
Output data is made available on the rising edge of SCLK and input data is latched on the rising edge of SCLK
in this case.
modes using the FIFO: modes 01, 10, 11 timing
Modes 01, 10, and 11 timing are very similar except for how and when the FIFO is read, how the device is
configured, and how channel(s) are selected.
Mode 01 (repeat mode) requires a two-cycle configuration where the first one sets the mode and the second
one selects the channel. Once the FIFO is filled up to the threshold programmed, it has the option to either read
the FIFO or configure for other modes. Therefore, the sequence is either configure: select : triggered
conversions : FIFO read : select : triggered conversions : FIFO read or configure : select : triggered conversions
: configure : .... Each configure clears the FIFO and the action that follows the configure command depends on
the mode setting of the device.
NOTE:
When using CSTART to sample in extended mode, the falling edge of the first CSTART trigger
should occur no more than 1.5
s after the falling edge of CS (or falling edge of FS if FS is active)
of the channel select cycle (see Figure 11).
相關PDF資料 |
PDF描述 |
|---|---|
| TLC1518IPWLE | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC1518IDWRG4 | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC1514IDRG4 | 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| TLC1518IDW | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC1518IPWR | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLC1514IPWR | 功能描述:模數轉換器 - ADC 10-Bit 400 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLC1514IPWRG4 | 功能描述:模數轉換器 - ADC 10-Bit 400 kSPS Serial Out RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLC1514PW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V, 10-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN |
| TLC1518 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V, 10-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN |
| TLC1518D | 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V, 10-BIT, 400 KSPS, 4/8 CHANNEL, LOW POWER, SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN |
發布緊急采購，3分鐘左右您將得到回復。