欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: TLC2543QDWREP
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
封裝: GREEN, PLASTIC, SOIC-20
文件頁數(shù): 8/28頁
文件大小: 524K
代理商: TLC2543QDWREP
www.ti.com
Data Register, Bipolar Format
End of Conversion (EOC) Output
Data Format and Pad Bits
12-BIT ANALOG-TO-DIGITAL CONVERTER
WITH SERIAL CONTROL AND 11 ANALOG INPUTS
SGLS125A – JULY 2002 – REVISED NOVEMBER 2006
D0 (BIP) in the input data register controls the binary data format used to represent the conversion result. When
D0 is cleared to 0, the conversion result is represented as unipolar (unsigned binary) data. Nominally, the
conversion result of an input voltage equal to Vref– is a code of all zeros (000 . . . 0), the conversion result of an
input voltage equal to Vref+ is a code of all ones (111 . . . 1), and the conversion result of (Vref+ + Vref–)/2 is a
code of a one followed by zeros (100 . . . 0).
When D0 is set to 1, the conversion result is represented as bipolar (signed binary) data. Nominally, conversion
of an input voltage equal to Vref– is a code of a one followed by zeros (100 . . . 0), conversion of an input voltage
equal to Vref+ is a code of a zero followed by all ones (011 . . . 1), and the conversion of (Vref+ + Vref–)/2 is a code
of all zeros (000 . . . 0). The MSB is interpreted as the sign bit. The bipolar data format is related to the unipolar
format in that the MSBs are always each other's complement.
Selection of the unipolar or bipolar format always affects the current conversion cycle, and the result is output
during the next I/O cycle. When changing between unipolar and bipolar formats, the data output during the
current I/O cycle is not affected.
The EOC signal indicates the beginning and the end of conversion. In the reset state, EOC is always high.
During the sampling period (beginning after the fourth falling edge of the I/O CLOCK sequence), EOC remains
high until the internal sampling switch of the converter is safely opened. The opening of the sampling switch
occurs after the eighth, twelfth, or sixteenth I/O CLOCK falling edge, depending on the data-length selection in
the input data register. After the EOC signal goes low, the analog input signal can be changed without affecting
the conversion result.
The EOC signal goes high again after the conversion is completed and the conversion result is latched into the
output data register. The rising edge of EOC returns the converter to a reset state and a new I/O cycle begins.
On the rising edge of EOC, the first bit of the current conversion result is on DATA OUT when CS is low. When
CS is negated between conversions, the first bit of the current conversion result occurs at DATA OUT on the
falling edge of CS.
D3 and D2 of the input data register determine the number of significant bits in the digital output that represent
the conversion result. The LSB-first bit determines the direction of the data transfer while the BIP bit determines
the arithmetic conversion. The numerical data is always justified toward the MSB in any output format.
The internal conversion result is always 12 bits long. When an 8-bit data transfer is selected, the four LSBs of
the internal result are discarded to provide a faster 1-byte transfer. When a 12-bit transfer is used, all bits are
transferred. When a 16-bit transfer is used, four LSB pad bits are always appended to the internal conversion
result. In the LSB-first mode, four leading zeros are output. In the MSB-first mode, the last four bits output are
zeros.
When CS is held low continuously, the first data bit of the newly completed conversion occurs on DATA OUT on
the rising edge of EOC. When a new conversion is started after the last falling edge of I/O CLOCK, EOC goes
low and the serial output is forced to a setting of 0 until EOC goes high again.
When CS is negated between conversions, the first data bit occurs on DATA OUT on the falling edge of CS. On
each subsequent falling edge of I/O CLOCK after the first data bit appears, the data is changed to the next bit in
the serial conversion result until the required number of bits has been output.
16
相關(guān)PDF資料
PDF描述
TLC2543MFK 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC20
TLC2552IDGK 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC2552IDR 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC2555IDGK 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC2555IDR 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC254ACD 功能描述:運算放大器 - 運放 Quad LinCMOS RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比(最小值):63 dB 輸入補償電壓:1 mV 輸入偏流(最大值):10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
TLC254ACDG4 功能描述:運算放大器 - 運放 LinCMOS Quad OP AMP RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比(最小值):63 dB 輸入補償電壓:1 mV 輸入偏流(最大值):10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
TLC254ACN 功能描述:運算放大器 - 運放 Lin CMOS Quad RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比(最小值):63 dB 輸入補償電壓:1 mV 輸入偏流(最大值):10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
TLC254ACNE4 功能描述:運算放大器 - 運放 LinCMOS Quad Op Amp RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比(最小值):63 dB 輸入補償電壓:1 mV 輸入偏流(最大值):10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
TLC254BCD 功能描述:運算放大器 - 運放 LinCMOS Quad RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比(最小值):63 dB 輸入補償電壓:1 mV 輸入偏流(最大值):10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
主站蜘蛛池模板: 穆棱市| 阿拉善左旗| 类乌齐县| 嘉定区| 玉林市| 海晏县| 定州市| 嘉义县| 泸溪县| 宁国市| 墨竹工卡县| 淮滨县| 博客| 百色市| 历史| 鄂托克旗| 五华县| 房产| 荣成市| 普安县| 张家口市| 肥城市| 五华县| 贵港市| 黔西县| 子长县| 新河县| 葫芦岛市| 宁津县| 平阴县| 松溪县| 丰都县| 湖北省| 开封县| 准格尔旗| 临城县| 周至县| 临邑县| 隆化县| 天等县| 偏关县|