欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLC3541IDGKG4
廠商: TEXAS INSTRUMENTS INC
元件分類: ADC
英文描述: 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
封裝: GREEN, PLASTIC, MSOP-8
文件頁數: 19/25頁
文件大小: 648K
代理商: TLC3541IDGKG4
TLC3541, TLC3545
SLAS345 DECEMBER 2001
3
www.ti.com
Terminal Functions
TLC3541 single channel unipolar ADCs
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN
4
I
Analog input channel
CS
1
I
Chip select. A high-to-low transition on the CS input removes SDO from a high-impedance state within a
maximum delay time. If the TLC3541 is attached to a dedicated TMS320 DSP serial port using the FS input,
CS can be grounded.
FS
7
I
DSP frame sync input. Indication of a start of a serial data frame. A low-to-high transition removes SDO from
the high-impedance state and the MSB is presented. Tie this pin to VDD if not used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high. The output format is MSB first. Remaining data bits are presented on the rising edge of SCLK.
When FS is not active (FS = 1 at the falling edge of CS): The MSB is presented on the SDO pin on the falling
edge of CS after a maximum delay time. Data is valid on each falling edge of SCLK until all data is read.
When FS is active (FS = 0 at the falling edge of CS): The MSB is presented to the SDO output on the rising
edge of FS. Data is valid on the falling edge SCLK and changes on the rising edge SCLK (this is typically
used with an active FS from a DSP).
SDO returns to the high-impedance state after the 17th rising edge on SCLK. If a 17th SCLK cycle is not
presented, as is the case when using an SPI host, SDO returns to the high-impedance state on the rising
edge of CS.
SCLK
5
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage
TLC3545 single channel pseudo-differential ADCs
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
AIN0 (+)
4
I
Positive analog input for the TLC3545.
AIN1 ()
5
I
Inverted analog input for the TLC3545.
CS
1
I
Chip select. A high-to-low transition on CS removes SDO from the high-impedance state within a maximum
delay time. The CS input can be connected to a DSP frame sync (FS) output when a dedicated TMS320 DSP
serial port is used.
GND
3
I
Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to
GND.
SDO
8
O
The 3-state serial data output for the A/D conversion result. SDO is kept in the high-impedance state when
CS is high and presents output data after the CS falling edge until the LSB is presented. The output format is
MSB first. The remaining data bits are presented on the rising edge of SCLK. Output data is valid on each
falling edge of SCLK until all data is read. SDO returns to the high-impedance state after the 17th rising edge
on SCLK. If a 17th SCLK cycle is not presented, as is the case when using an SPI host, SDO returns to the
high-impedance state on the rising edge of CS.
SCLK
7
I
Serial clock. This terminal receives the serial SCLK from the host processor.
REF
2
I
External voltage reference input
VDD
6
I
Positive supply voltage
相關PDF資料
PDF描述
TLC3541IDRG4 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3541IDGK 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3545IDGK 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3545ID 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3544IDWRG4 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
相關代理商/技術參數
參數描述
TLC3541IDGKR 功能描述:模數轉換器 - ADC 5V Lo-Pwr 14-Bit 200 KSPS Serial RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLC3541IDGKRG4 功能描述:模數轉換器 - ADC 5V Lo-Pwr 14-Bit 200 KSPS Serial RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLC3541IDR 功能描述:模數轉換器 - ADC 5V Lo-Pwr 14-Bit 200 KSPS Serial RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLC3541IDRG4 功能描述:模數轉換器 - ADC 5V Lo-Pwr 14-Bit 200 KSPS Serial RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
TLC3544 制造商:TI 制造商全稱:Texas Instruments 功能描述:5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
主站蜘蛛池模板: 新蔡县| 清原| 合肥市| 清水河县| 屏东县| 房产| 错那县| 汶上县| 梨树县| 方山县| 巩留县| 定结县| 乐业县| 乡宁县| 桃源县| 松阳县| 遵义市| 集安市| 西华县| 南雄市| 沽源县| 叙永县| 磐石市| 茌平县| 铜鼓县| 衡南县| 仪陇县| 雅江县| 大理市| 阳朔县| 铅山县| 淄博市| 兴城市| 和田市| 酒泉市| 潮州市| 阳曲县| 辛集市| 原阳县| 泰顺县| 长子县|