- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98249 > TLV1571CDWRG4 (TEXAS INSTRUMENTS INC) 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | TLV1571CDWRG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| 封裝： | PLASTIC, SOP-24 |
| 文件頁數(shù)： | 4/36頁 |
| 文件大小： | 545K |
| 代理商： | TLV1571CDWRG4 |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
TL
V1571,
TL
V1578
2.7
V
to
5.5
V
,1-/8-CHANNEL,
10-BIT
,
RARALLEL
ANALOG-T
O-DIGIT
AL
CONVERTERS
SLAS170D
–
MARCH
1999
–
REVISED
JUL
Y
2000
12
POST
OFFICE
BOX
655303
DALLAS,
TEXAS
75265
software START conversion
external clock
With CS low and WR low, data is written into the ADC. Sampling begins at the rising edge of WR. The conversion process begins 6 clocks
after sampling begins. At the end of conversion, INT goes low telling the host that conversion is ready to be read out. EOC is low during the
conversion and makes a high-to-low transition at the end of the conversion. The external clock is active and is used as the reference at all
times. With this mode, WR and RD should not be applied at the rising edge of the clock (see Figure 3).
Auto Powerdown
CLK
CS
WR
RD
D[0:9]
INT
EOC
Config
Data
ADC Data
t su(CSL_WRL)
th(WRH_CSH)
t su(DAV_WRH)
t h(WRH_DAV)
tc
t su(CSL_RDL)
th(RDH_CSH)
t en(RDL_DAV)
t dis(RDH_DAV)
t
t en(RDL_DAV)
01
5
6
7
15
16
OR
su(CSL_RDL)
04
5
15
t(sample)
(Channel 0)
(see Note A)
tc
t(sample)
(Channel 1)
(see Note A)
t d(EOC_RDL)
NOTE A: AIN for TLV1571; channels sweep according to register settings.
Figure 6. Multichannel Input Mode Conversion – Software Start, External Clock
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV1572CD | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572CDRG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572ID | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572CDG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572IDR | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV1571CPW | 制造商:Rochester Electronics LLC 功能描述:10 BIT, 1.2 MSPS, PARALLEL ADC, 1/8 CHAN - Bulk |
| TLV1571IDW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10bit 1.2 MSPS PA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1571IDWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10bit 1.2 MSPS PA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1571IPW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10bit 1.2 MSPS PA RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1571IPWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 1-Ch 10-Bit 1.25MSPS 8-Ch DSP/SPI RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。