- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98249 > TLV1571IPWLE (TEXAS INSTRUMENTS INC) 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 PDF資料下載
參數(shù)資料
| 型號： | TLV1571IPWLE |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| 文件頁數(shù)： | 22/26頁 |
| 文件大小： | 388K |
| 代理商： | TLV1571IPWLE |
TLV1571, TLV1578
2.7 V TO 5.5 V, 1-/8-CHANNEL, 10-BIT,
PARALLEL ANALOG-TO-DIGITAL CONVERTERS
SLAS170A –MARCH 1999 – REVISED AUGUST 1999
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description (continued)
control registers
Output =
0:
Binary
1:
2s
Complement
0:
Reserved
Bit,
Always
Write 0
0:
INT. OSC.
SLOW
1:
INT. OSC.
FAST
7h
6h
5h
STARTSEL
A1
A0
D6
D5
D4
D3
D2
D1
D0
D7
Control Register Zero (CR0)
D6
D7
D5
D4
D3
D2
D1
D0
Channels Swept
PROGEOC
CLKSEL
SWPWDN
MODESEL
CHSEL(2–0)
0:
HARDWAR
E START
(CSTART)
A(1:0)=00
1:
SOFTWARE
START
0:
INT
1:
EOC
0:
Internal
Clock
1:
External
Clock
0:
NORMAL
1:
Powerdown
0:
Single
Channel
1:
Sweep
Mode
D(2– 0)
0h
1h
2h
3h
4h
0,1
0,1,2,3
0,1,2,3,4,5,
0,1,2,3,4,5,6,7
N/A
3h
2h
1h
RESERVED
Control Register One (CR1)
D6
D7
D3
D2
D1
D0
IF READREG = 0
OSCSPD
0 Reserved 0 Reserved
OUTCODE
READREG
0:
Reserved
Bit
Always
Write 0
A(1:0)=01
0:
Reserved
Bit
Always
Write 0
0:
Enable Self
Test
ACTION
1:
Enable
Register
Read back
0h
1h
2h
3h
CONVERSION result
SELF TEST 1 result
SELF TEST 2 result
Output Contents of
CR1
RESERVED
STEST1
STEST0
CR1.(1–0)
SELF TEST 3 result
IF READREG = 1
Output Contents of
CR0
0h
7
6
5
Single
Input
0
1
2
3
4
Output =
D5
D4
When in read back mode, the values read from the control register reserved bits are don’t care.
Figure 2. Input Data Format
相關PDF資料 |
PDF描述 |
|---|---|
| TLV1571IDWRG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLV1571CDWRG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLV1572CD | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572CDRG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLV1572ID | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLV1572 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V, 10-BIT, 1.25 MSPS SERIAL ANALOG-TO-DIGITAL CONVERTER WITH AUTO-POWERDOWN |
| TLV1572CD | 功能描述:模數(shù)轉換器 - ADC 10bit A/D RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1572CDG4 | 功能描述:模數(shù)轉換器 - ADC 10-Bit 1.25 MSPS 1-Ch DSP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1572CDR | 功能描述:模數(shù)轉換器 - ADC 10-Bit 1.25 MSPS 1-Ch DSP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV1572CDRG4 | 功能描述:模數(shù)轉換器 - ADC 10-Bit 1.25 MSPS 1-Ch DSP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。