欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLV320AIC3111IRHBR
廠商: TEXAS INSTRUMENTS INC
元件分類: 音頻/視頻放大
英文描述: AUDIO AMPLIFIER, PQCC32
封裝: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁數: 123/156頁
文件大小: 1701K
代理商: TLV320AIC3111IRHBR
PLL_CLKIN R J.D
PLL_CLK
P
=
PLL _ CLKIN
512 kHz
20 MHz
P
www.ti.com
SLAS644B – JULY 2009 – REVISED OCTOBER 2009
Table 5-41. Maximum TLV320AIC3111 Clock Frequencies
Clock
DVDD
≥ 1.65 V
CODEC_CLKIN
≤ 110 MHz
ADC_CLK (ADC DSP clock)
≤ 49.152 MHz
ADC_miniDSP_CLK
≤ 24.576 MHz
ADC_MOD_CLK
6.758 MHz
ADC_fS
0.192 MHz
DAC_CLK (DAC DSP clock)
≤ 49.152 MHz
DAC_miniDSP_CLK
≤ 49.152 MHz with DRC disabled
≤ 48 MHz with DRC enabled
DAC_MOD_CLK
6.758 MHz
DAC_fS
0.192 MHz
BDIV_CLKIN
55 MHz
CDIV_CLKIN
100 MHz when M is odd
110 MHz when M is even
5.7.1
PLL
For lower power consumption, it is best to derive the internal audio processing clocks using the simple
dividers. When the input MCLK or other source clock is not an integer multiple of the audio processing
clocks then it is necessary to use the on-board PLL. The TLV320AIC3111 fractional PLL can be used to
generate an internal master clock used to produce the processing clocks needed by the ADC, DAC, and
miniDSP. The programmability of this PLL allows operation from a wide variety of clocks that may be
available in the system.
The PLL input supports clocks varying from 512 kHz to 20 MHz and is register-programmable to enable
generation of the required sampling rates with fine resolution. The PLL can be turned on by writing to
page 0 / register 5, bit D7. When the PLL is enabled, the PLL output clock, PLL_CLK, is given by the
following equation:
(9)
where
R = 1, 2, 3, ..., 16 (page 0 / register 5, default value = 1)
J = 1, 2,3, … , 63, (page 0 / register 6, default value = 4)
D = 0, 1, 2, …, 9999 (page 0 / register 7 and page 0 / register 8, default value = 0)
P = 1, 2, 3, …, 8 (page 0 / register 5, default value = 1)
The PLL can be turned on via page 0 / register 5, bit D7. The variable P can be programmed via page 0 /
register 5, bits D6–D4. The variable R can be programmed via page 0 / register 5, bits D3–D0. The
variable J can be programmed via page 0 / register 6, bits D5–D0. The variable D is 14 bits and is
programmed into two registers. The MSB portion can be programmed via page 0 / register 7, bits D5–D0,
and the LSB portion is programmed via page 0 / register 8, bits D7–D0. For proper update of the D divider
value, page 0 / register 7 must be programmed first, followed immediately by page 0 / register 8. Unless
the write to page 0 / register 8 is completed, the new value of D does not take effect.
When the PLL is enabled, the following conditions must be satisfied:
When the PLL is enabled and D = 0, the following conditions must be satisfied for PLL_CLKIN:
(10)
When the PLL is enabled and D
≠ 0, the following conditions must be satisfied for PLL_CLKIN:
Copyright 2009, Texas Instruments Incorporated
APPLICATION INFORMATION
69
Product Folder Link(s): TLV320AIC3111
相關PDF資料
PDF描述
TLV320AIC3120IRHBR AUDIO AMPLIFIER, PQCC32
TLV320AIC3120IRHBT AUDIO AMPLIFIER, PQCC32
TLV320AIC31IRHBRG4 SPECIALTY CONSUMER CIRCUIT, PQCC32
TLV320AIC31IRHBR SPECIALTY CONSUMER CIRCUIT, PQCC32
TLV320AIC31IRHBTG4 SPECIALTY CONSUMER CIRCUIT, PQCC32
相關代理商/技術參數
參數描述
TLV320AIC3111IRHBT 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC3120 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Mono Audio Codec With Embedded miniDSP and Mono Class-D Speaker Amplifier
TLV320AIC3120EVM-U 功能描述:音頻 IC 開發工具 TLV320AIC3120EVM-U Eval Mod RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320AIC3120IRHBR 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC3120IRHBT 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
主站蜘蛛池模板: 阿坝| 马龙县| 商水县| 岳池县| 乌兰县| 保山市| 博客| 南阳市| 呼图壁县| 锡林郭勒盟| 颍上县| 吴堡县| 惠水县| 湾仔区| 桂东县| 威信县| 贵定县| 长沙县| 新干县| 抚松县| 陇西县| 双江| 湖南省| 柏乡县| 娱乐| 彭山县| 罗平县| 井冈山市| 文水县| 顺平县| 新郑市| 临沧市| 洛南县| 渑池县| 南涧| 镇坪县| 武宁县| 池州市| 兴城市| 临高县| 班戈县|