- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98254 > TLV320AIC3120IRHBT (TEXAS INSTRUMENTS INC) AUDIO AMPLIFIER, PQCC32 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV320AIC3120IRHBT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類(lèi)： | 音頻／視頻放大 |
| 英文描述： | AUDIO AMPLIFIER, PQCC32 |
| 封裝： | 5 X 5 MM, GREEN, PLASTIC, QFN-32 |
| 文件頁(yè)數(shù)： | 114/150頁(yè) |
| 文件大小： | 1507K |
| 代理商： | TLV320AIC3120IRHBT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
SLAS653 – FEBRUARY 2010
www.ti.com
Table 5-33. CODEC CLKIN Clock Dividers
Divider
Bits
NDAC
Page 0 / register 11, bits D6–D0
MDAC
Page 0 / register 12, bits D6–D0
DOSR
Page 0 / register 13, bits D1–D0 and page 0 / register 14, bits D7–D0
NADC
Page 0 / register 18, bits D6–D0
MADC
Page 0 / register 19, bits D6–D0
AOSR
Page 0 / register 20, bits D7–D0
The DAC modulator is clocked by DAC_MOD_CLK. For proper power-up operation of the DAC channel,
this clock must be enabled by configuring the NDAC and MDAC clock dividers (page 0 / register 11, bit D7
= 1 and page 0 / register 12, bit D7 = 1). When the DAC channel is powered down, the device internally
initiates a power-down sequence for proper shutdown. During this shutdown sequence, the NDAC and
MDAC dividers must not be powered down, or else a proper low-power shutdown may not take place. The
user can read back the power-status flag at page 0 / register 37, bit D7 and page 0 / register 37, bit D3.
When both the flags indicate power down, the MDAC divider may be powered down, followed by the
NDAC divider. Note that when the ADC clock dividers are powered down, the ADC clock is derived from
the DAC clocks.
The ADC modulator is clocked by ADC_MOD_CLK. For proper power up of the ADC channel, this clock is
enabled by the NADC and MADC clock dividers (page 0 / register 18, bit D7 = 1 and page 0 / register 19,
bit D7 = 1). When the ADC channel is powered down, the device internally initiates a power-down
sequence for proper shutdown. During this shutdown sequence, the NADC and MADC dividers must not
be powered down, or else a proper low-power shutdown may not take place. The user can read back the
power-status flag from page 0 / register 36, bit D6. When this flag indicates power down, the MADC
divider may be powered down, followed by NADC divider.
When ADC_CLK (ADC DSP clock) is derived from the NDAC divider output, NDAC must be kept powered
up until the power-down status flags for ADC do not indicate power down. When the input to the AOSR
clock divider is derived from DAC_MOD_CLK, then MDAC must be powered up when ADC_fS is needed
(i.e., when WCLK is generated by TLV320AIC3120 or AGC is enabled) and can be powered down only
after the ADC power-down flags indicate power-down status.
In general, all the root clock dividers should be powered down only after the child clock dividers have been
powered down for proper operation.
The TLV320AIC3120 also has options for routing some of the internal clocks to the output pins of the
device to be used as general-purpose clocks in the system. The feature is shown in Figure 5-34.
66
APPLICATION INFORMATION
Copyright 2010, Texas Instruments Incorporated
Product Folder Link(s): TLV320AIC3120
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320AIC31IRHBRG4 | SPECIALTY CONSUMER CIRCUIT, PQCC32 |
| TLV320AIC31IRHBR | SPECIALTY CONSUMER CIRCUIT, PQCC32 |
| TLV320AIC31IRHBTG4 | SPECIALTY CONSUMER CIRCUIT, PQCC32 |
| TLV320AIC31IRHBT | SPECIALTY CONSUMER CIRCUIT, PQCC32 |
| TLV320AIC3253IRGER | SPECIALTY CONSUMER CIRCUIT, PQCC24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320AIC31EVM | 功能描述:音頻 IC 開(kāi)發(fā)工具 TLV320AIC31 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類(lèi)型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| TLV320AIC31EVM-PDK | 功能描述:音頻 IC 開(kāi)發(fā)工具 TLV320AIC31-PDK Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類(lèi)型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| TLV320AIC31IRHBR | 功能描述:接口—CODEC Lo-Pwr Ster Codec for Port Aud/Teleph RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC31IRHBRG4 | 功能描述:接口—CODEC Lo-Pwr Ster Codec for Port Aud/Teleph RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLV320AIC31IRHBT | 功能描述:接口—CODEC Lo-Pwr Ster Codec for Port Aud/Teleph RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。